


Project:	EPS
Part Number:	80000258
Assembly Name:	LH7A404-11
Schematics	ECR


TABLE OF CONTENTS	
PAGE	DESCRIPTION
1	TITLE PAGE AND BLOCK DIAGRAM
2	CONNECTORS
3	BUFFERS
4	SDRAM
5	FLASH
6	WIRED LAN
7	CPLD
8	PERIPHERAL CIRCUITS
9	CODEC
10	PROCESSOR
11	TEST POINTS

COLOR LEGEND	
<b>NOTE:</b> NOTES IN GREEN TEXT ARE GENERAL DESIGN OR SCHEMATIC NOTES	
<b>LAYOUT NOTE:</b> NOTES IN RED TEXT ARE PCB LAYOUT RECOMMENDATIONS OR GUIDLINES	
<b>NET NAMES</b> NET NAMES IN GREEN TEXT ARE NETS THAT ARE NOT DIRECTLY CONNECTED WITH A VISIBLE WIRE ON SINGLE SCHEMATIC PAGE, BUT USE THIS CONVENTION TO MAKE THE SCHEMATIC EASIER TO READ	
<b>NET NOTE</b> NET NOTES IN BLACK TEXT INDICATE A PARTICULAR FUNCTIONALITY OF A SPECIFIC NET, IT IS NOT A NET NAME MERELY TEXT AND HAS NO AFFECT ON THE DRC.	





INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LOGIC PRODUCT DEVELOPMENT. NO LICENSE, EXPRESS OR IMPLIED, BY LOGIC PRODUCT DEVELOPMENT (LPD) OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LPD'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. LPD ASSUMES NO LIABILITY WHATSOEVER, AND LPD DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LPD PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LPD PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, LIFE SUSTAINING APPLICATIONS.

LPD MAY MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME, WITHOUT NOTICE. DESIGNERS MUST NOT RELY ON THE ABSENCE OR CHARACTERISTICS OF ANY FEATURES OR INSTRUCTIONS MARKED RESERVED OR UNDEFINED.



RGB to LCD DATA LINE

BLUE5	LCD_D14
BLUE4	LCD_D13
BLUE3	LCD_D12
BLUE2	LCD_D11
BLUE1	LCD_D10
BLUE0	LCD_D9
GREEN5	LCD_D8
GREEN4	LCD_D7
GREEN3	LCD_D6
GREEN2	LCD_D5
GREEN1	LCD_D4
GREEN0	LCD_D3
RED5	LCD_D2
RED4	LCD_D1
RED3	LCD_D0
RED2	LCD_D15
RED1	LCD_D14
RED0	LCD_D13



5) REMOVED NET MFP27 - uP\_nSDCS0 AND CHANGED TO MFP27 - PWM1

6) SWAPPED POSITION OF JUMPER CONFIGURABLE FEATURES KMCLK, KMDATA, INTBOOT, AND USBH1, USBHP1, USB\_DCP

REVISION 3 -> 101

- 1) REMOVED NET BUFF\_DIR\_ADDRESS FROM EXPANSION CONNECTOR A
- 2) CHANGED DEFAULT POPULATION OF THE JUMPER BLOCK
- 3) REMOVED NET uP\_PER AND REPLACED IT WITH uP\_UARTB\_RTS
- 4) SWAPPED NETS uP\_PCC\_RDYA AND uP\_PCC\_RDYB ON THE TWO EXPANSION CONNECTORS

REVISION 2 -> 3

- 1) SWAPPED uP\_PCC\_nCE1/2A AND uP\_PCC\_nCE1/2B
- 2) RENAMED MFP29 TO MFP29 - uP\_SDCKE
- 3) SWAPPED NETS CONNECTED TO EACH END OF JP11 - JP22 SO THAT + DESIGNATIONS WILL PROVIDE FOR EXACT PINOUT AS A400 CARD ENGINE
- 4) SWAPPED MFP37, MFP36 - CD\_IN\_R and CD\_IN\_L SIGNALS
- 5) SWAPPED MFP33, MFP32 - uP\_NEXT\_PWR AND uP\_BUZZER

REVISION 1 -> 2

- 1) CHANGED uP\_IRQ0 TO uP\_WAKEUP ON J1C
- 2) SWAPPED LCD\_REV AND LCD\_PSAVE SIGNALS
- 3) RENAMED TOUCHNETS
- 4) RENAMED uP\_USB\_DN, uP\_USB\_DP TO uP\_USB\_HN1, uP\_USB\_HP1 TO COINCIDE WITH USB ARCHITECTURE CHANGE FOR SDK BOARD
- 5) CHANGED uP\_PCC\_nCE2 TO uP\_PCC\_nCE2A, uP\_PCC\_nCE1 TO uP\_PCC\_nCE1A
- 6) REMOVED PWM SIGNALS AND REPLACED THEM WITH uP\_PCC\_nCE1B AND uP\_PCC\_nCE2B FOR DUAL PC CARD SUPPORT
- 7) MOVED uP\_PWM0, uP\_INTBOOT TO MFPS
- 8) REMOVED C37, C79


Schematic Modify Date = Monday, June 28, 2004

**LOGIC** PRODUCT DEVELOPMENT



411 WASHINGTON AVE. N  
MINNEAPOLIS, MN 55401  
PHONE: (612) 672-9495  
FAX: (612) 672-9489

Title	LH7A404-11 Card Engine	Rev	201
Size	Custom	Number	80000258
Design Create Date	Friday, October 18, 2002	Project	LH7A404-11
		Sheet	2 Of 12

# 03 - BUFFERS



LAYOUT NOTE: 2 SMALL CAPACITORS NEAR POWER PINS PER BUFFER, AND THE BULK CAPACITOR SHOULD BE PLACED ON THE BOARD IN THE GENERAL AREA OF THE BUFFERS.




- REVISION 3 -> 101
- 1) REMOVED BUFF\_DIR\_ADDRESS NET AND GROUNDED BUFFER DIR PIN ON U2 AND U4
  - 2) ADDED NETS uP\_nCS6, uP\_nCS7, AND uP\_nCS2 TO THE BUFFERS AND OUTPUT NETS uP\_nMCS6, uP\_nMCS7, AND MFP28 - uP\_nMCS2
  - 3) GROUNDED U19.A6,D1
  - 4) ADDED 1K PULLUP ON BUFF\_nOE PER 7727 JAM PLAYER DEBUG
- REVISION 2 -> 3
- 1) REMOVED uP\_nWR AND uP\_nMWR
- REVISION 1 -> 2
- 1) REMOVED FAST\_nCS, SLOW\_nMCS, FAST\_nCS AND SLOW\_nMCS FROM U4

Schematic Modify Date = Monday, June 28, 2004



<b>LOGIC</b>		411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
<b>PRODUCT DEVELOPMENT</b>		
Title	LH7A404-11 Card Engine	
Size	Number	Rev
C	80000258	201
Design Create Date = Friday, October 18, 2002	Project	Sheet 3 Of 12
	LH7A404-11	

04 - SDRAM



ENGINE DENSITY	CONFIG	PART #
16 MByte		MT48LC4M16A2TG-75
32 MByte		MT48LC8M16A2TG-75
64 MByte	STANDARD	MT48LC16M16A2TG-75

LAYOUT NOTE: TWO .1uF DECOUPLING CAPS PER CHIP, TWO BULK CAPS TO BE PLACE IN THE GENERAL AREA OF THE SDRAM ON PCB.




- REVISION 3 -> 101  
 1) CHANGED STANDARD SDRAM POPULATION TO 64MB  
 REVISION 2 -> 3  
 1) RENAMED uP\_SDCKE TO MFP29-uP\_SDCKE


Schematic Modify Date = Monday, June 28, 2004

<b>LOGIC</b>		411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401
PRODUCT DEVELOPMENT		PHONE: (612) 672-9495 FAX: (612) 672-9489
Title LHTA404-11 Card Engine		
Size C	Number 80000258	Rev 201
Design Create Date = Friday, October 18, 2002		Project LHTA404-11 Sheet 4 Of 12


05 - FLASH




ENGINE DENSITY	CONFIG	JP1	PART #
8 MByte		+	RC28F320J3A-100
16 MByte	STANDARD	+	RC28F640J3A-120
32 MByte		+	RC28F128J3A-150
32 MByte		+	MT28F128J3FS-15
32 MByte		-	M58LW128A150ZA1



LAYOUT NOTE:  
PLACE TWO 0.1uF DECOUPLING CAPS PER CHIP, ONE BULK CAP TO BE PLACED IN THE GENERAL AREA OF THE NOR FLASH ON THE PCB.



- REVISION 3 -> 101
- 1) ADDED R116, R117, AND JP1 TO SUPPORT MULTIPLE FLASH MANUFACTURERS
  - 2) ADDED U20 TO SUPPORT EPROM
  - 3) ADDED PULLUP ON WP ON U21
  - 4) ADDED NET NAND\_nRDnBY TO NAND FLASH INTERFACE
  - 5) ADDED NAND FLASH INTERFACE




REVISION 1 -> 2

1) CHANGED WR\_nWAIT TO uP\_nWAIT

Schematic Modify Date = Monday, June 28, 2004



		<b>LOGIC</b> PRODUCT DEVELOPMENT		411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489	
				Title LHTA404-11 Card Engine	
Size C	Number 80000258	Rev 201		Design Create Date = Friday, October 18, 2002	
Project LHTA404-11		Sheet 6		Of 12	



REVISION 101 -> 201  
 1) CHANGED NET NAME OF CPLD\_nCS\_EEPROM TO CPLD\_CS\_EEPROM BECAUSE IT IS ACTIVE HIGH  
 2) ADDED PULLUP TO NET uP\_nSTANDBY, THAT IS SELECTABLE BTWN 3.3V AND 3.3V\_UP\_SDRAM  
 3) FIXED CPLD JTAG LINES  
 4) ADDED CAP TO FILTER OUT POSSIBLE GLITCH ON BUFF DIR DATA NET

REVISION 3 -> 101  
 1) MOVED FROM ALTERA TO XILINX CPLD  
 2) REMOVED uP\_nWE3, BUFF\_DIR\_ADDRESS, uP\_AUX\_CLK\_INT, MFP30 - uP\_nSDCS2, MFP31 - uP\_nSDCS1 SIGNALS  
 3) REMOVED PULLUP ON BUFF\_nOE PIN  
 4) MOVED NETS uP\_PCC\_BVD1 AND uP\_PCC\_BVD2 TO THE FPGA AND R114 AND R115  
 5) ADDED NETS NAND\_nRE, NAND\_nWE AND NAND\_nCE TO THE FPGA  
 6) CHANGED NETS uP\_nCS6, uP\_nCS7, AND uP\_nCS2 TO BE BUFFERED INPUTS TO THE CPLD NAMED uP\_nMCS6, uP\_nMCS7, AND MFP28 - uP\_nMCS2  
 7) ADDED NET NAND\_nRDnBY FOR NAND FLASH INTERFACE  
 8) ADDED PULLDOWN TO USB OVERCURRENT SIGNAL  
 9) REMOVED NETS WRLAN\_25, AND uP\_WAKEUP, AND ADDED uP\_STANDBY AND NEW NET uP\_nPWFL

REVISION 2 -> 3  
 1) MOVED uP\_PCC\_nCD1 AND uP\_PCC\_nCD2 FROM PROCESSOR TO CPLD  
 2) MOVED CPLD\_nCS\_EEPROM TO NEW PIN ON CPLD  
 3) REMOVED uP\_nROE, RENAMED uP\_nROD TO CPLD\_nIRO  
 4) ADDED INPUT uP\_nWR AND uP\_nSDWE TO CREATE uP\_nMWR  
 5) CHANGED uP\_nMWR TO AN OUTPUT  
 6) REMOVED RSVD\_1, MFP29 - CPLD\_GPIO\_3  
 7) REMOVED R9  
 8) ADDED R107, R108, R109, R110  
 REVISION 1 -> 2  
 1) ADDED R105 PULLUP TO uP\_WAKEUP  
 2) RENAMED CHIP SELECTS AND MADE uP\_nCS6 AND uP\_nCS7 AS INPUT TO CPLD AND CPLD NOW CREATES FAST\_nMCS AND SLOW\_nMCS  
 3) REMOVED uP\_PCC\_nCE1, uP\_PCC\_nCE2 FROM THE CPLD, WR\_nWAIT, AND EXTRA uP\_nRD SIGNAL  
 4) ADDED uP\_nMWR, uP\_PCC\_nROD, AND uP\_PCC\_nOE TO CPLD  
 5) CHANGED PULL UP R6 TO 1K OHM  
 6) ADDED PC CARD CE1, CE2, SLOT1, AND SLOT2 SIGNALS TO CREATE SEPERATE CE SIGNALS FOR DUAL PC CARDS A AND B




REVISION 3 -> 101

- 1) ADDED EMI REDUCING CAPACITORS: C96 - C106
- 2) ADDED AUTO WAKEUP CIRCUITRY IF U10 NOT POPULATED
- 3) MADE AUTO WAKEUP CIRCUITRY TO BE ALWAYS POPULATED

Schematic Modify Date = Monday, June 28, 2004

		<b>LOGIC</b> PRODUCT DEVELOPMENT		411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
		Title LHTA404-11 Card Engine		
Size C	Number 80000258			Rev 201
Design Create Date = Friday, October 18, 2002		Project LHTA404-11	Sheet 8 Of 12	










REVISION 1 -> 2  
 1) ADDED Y5, C80, C81 FOR AN ALTERNATE TO RESONATOR  
 2) SWAPPED uP\_AC97\_SD\_OUT AND uP\_AC97\_SD\_IN SIGNALS ON WOLFSON CODEC


Schematic Modify Date = Monday, June 28, 2004

		<b>LOGIC</b> PRODUCT DEVELOPMENT		411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
		Title LHTA404-11 Card Engine		
Size C	Number 80000258			Rev 201
Design Create Date = Friday, October 18, 2002		Project LHTA404-11	Sheet 9 Of 12	



- REVISION 3 -> 101
- MOVED FROM PBGA TO CPGA PACKAGE
  - REMOVED DOUBLE PULLUP ON MSTR\_RESET (R37)
  - ADDED FILTER CAPS TO TOUCH LINES AS NO POPPS
  - REMOVED MOVED NETS UP\_PCC\_BV01 AND UP\_PCC\_BV02 TO THE FPGA AND R114 AND R115
  - RENAMED NET UP\_SCL\_MEDCHG TO UP\_MEDCHG
  - MOVED NET FLASH\_ST1 FROM PCB TO PA6 TO ENABLE NAND FLASH INTERFACE, ADDED SIGNAL\_NAND\_NCE TO PCB
  - REMOVED NET UP\_PER AND REPLACED IT WITH UP\_UARTB\_RTS
  - ADDED 22 OHM SERIES RESISTORS ON THE SDRAM CONTROL SIGNALS UP\_HSDO0, UP\_HRAS, UP\_ICAS, UP\_HSDWE
  - REMOVED PULLUPS/PULLDOWNS ON UP\_SPL\_FRM AND UP\_SPL\_TX TO MATCH A00; ADDED PULLDOWNS ON UP\_UARTA\_CTS AND UP\_UARTB\_CTS
  - ADDED PULLUP ON RESET\_CKT ON F04R BECAUSE PFO IS AN OPEN DRAIN OUTPUT AND IS CONNECTED TO MR. IS NO POP FOR NOW BECAUSE IT IS CURRENTLY WORKING
  - ADDED NEW NET FROM CPLD: UP\_PVWL
- REVISION 101 -> 201
- ADDED 33K PULLUP TO NET UP\_HSW\_RESET
  - CHANGED NET NAME OF CPLD\_VCS\_EEPROM TO CPLD\_CS\_EEPROM BECAUSE IT IS ACTIVE HIGH
- REVISION 2 -> 3
- MOVED UP\_PCC\_IOIS16 TO PA2
  - TIED WAIT1 AND WAIT2 SIGNALS TOGETHER THROUGH R71
  - TIED VDDA3 TO 3.3V FOR TOUCH CIRCUITRY
  - CHANGED PULL UP R48 TO 10K OHM
  - SWAPPED USB1\_USB2 AND USB DEVICE DATA AND CONTROL SIGNALS AROUND TO SUPPORT DEVICE AND HOST FUNCTION ON SDK APPLICATION BOARD
  - CHANGED UP\_HRDV, UP\_PAL, UP\_CFA6 - CFA25 - ICREF8 - PH13 TO UP\_S0UT1, UP\_HRV, UP\_S0UT2
  - REMOVED UP\_PVWEN1, UP\_PVW1, UP\_PVW2, UP\_PVW3, UP\_S0KEL, UP\_S0K1, UP\_S0K2, UP\_HSDCS3 CIRCUITRY
  - SWAPPED MFP12 - UP\_EXT\_PWR AND UP\_BUZZER

# 11 - TEST POINTS



REVISION 101-> 201

1) CHANGED NET NAME OF CPLD\_nCS\_EEPROM TO CPLD\_CS\_EEPROM BECAUSE IT IS ACTIVE HIGH

REVISION 3 -> 101

1) ADDED uP\_MCS6, uP\_MCS7, MFP28 - uP\_nMCS2 TO TESTPOINTS

REVISION 2 -> 3

1) REMOVED uP\_SDCKE

REVISION 1 -> 2

1) REMOVED TP11 AND TP12


Schematic Modify Date = Monday, June 28, 2004

		<b>LOGIC</b> <b>PRODUCT DEVELOPMENT</b>		411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
		Title LHTA404-11 Card Engine		
Size C	Number 80000258			Rev 201
Design Create Date = Friday, October 18, 2004		Project LHTA404-11	Sheet 11 Of 12	

## 12 - ECO LIST

Revision Control			
ECO Number	Rev	Description of Change	Date
	3	Release For Production	2/23/04
LH7A404-10-001		ADDED U20 TO SUPPORT EPROM	2/27/04
		REMOVED DOUBLE PULLUP ON MSTR_nRST (R37)	2/27/04
		ADDED FILTER CAPS TO TOUCH LINES AS NO-POPS	2/27/04
		ADDED R116, R117, AND JP1 TO SUPPORT MULTIPLE FLASH MANUFACTURERS	2/27/04
		ADDED EMI REDUCING CAPACITORS: C96 - C106	3/9/04
		ADDED NETS NAND_nRE, NAND_nWE, AND NAND_nCE TO THE FPGA	3/9/04
		CHANGED NETS uP_nCS6, uP_nCS7, AND uP_nCS2 TO BE BUFFERED INPUTS TO THE CPLD NAMED uP_nMCS6, uP_nMCS7, AND MFP28 - uP_nMCS2	3/11/04
		ADDED AUTO WAKEUP CIRCUITRY IF U10 NOT POPULATED	3/11/04
		CHANGED MODEL NUMBER TO -11 DESIGN-WIDE	4/06/04
		CHANGED DEFAULT POPULATION OF THE JUMPER BLOCK	4/16/04
		ADDED uP_MCS6, uP_MCS7, MFP28 - uP_nMCS2 TO TESTPOINTS	4/16/04
		CHANGED STANDARD SDRAM POPULATION TO 64MB	4/16/04
		ADDED PULLUP ON WP ON U21	4/16/04
		REMOVED NETS uP_PCC_CE1A, uP_PCC_CE2A FROM CPLD	4/16/04
		ADDED PULLDOWN TO USB OVERCURRENT SIGNAL	4/16/04
		REMOVED NET uP_PER AND REPLACED IT WITH uP_UARTB_RTS	4/16/04
		SWAPPED NETS uP_PCC_RDYA AND uP_PCC_RDYB ON THE TWO EXPANSION CONNECTORS	4/16/04
		ADDED 22 OHM SERIES RESISTORS ON THE SDRAM CONTROL SIGNALS, uP_nSDC0, uP_nRAS, uP_nCAS, uP_nSDWE	4/16/04
		ADDED 1K PULLUP ON BUFF_nOE PER 7727 JAM PLAYER DEBUG	4/16/04
		GLOBALLY CHANGED MOST PULLUPS/PULLDOWNS TO 33K	4/16/04
		ADDED NAND FLASH INTERFACE	4/16/04
		MADE AUTO WAKEUP CIRCUITRY TO BE ALWAYS POPULATED	4/22/04
		REMOVED NETS WRLAN_25, AND uP_WAKEUP, AND ADDED uP_STANDBY AND NEW NET uP_nPWFL	4/22/04
		ADDED NEW NET FROM CPLD: uP_nPWFL	4/22/04
	101	READY FOR RELEASE	
		PROCESSOR - ADDED 33K PULLUP TO NET uP_nSW_RESET	6/11/04
		PROCESSOR, CPLD, TESTPOINTS - CHANGED NET NAME OF CPLD_nCS_EEPROM TO CPLD_CS_EEPROM BECAUSE IT IS ACTIVE HIGH	6/11/04
		CPLD - ADDED PULLUP TO NET uP_nSTANDBY, THAT IS SELECTABLE BTWN 3.3V AND 3.3V_uP_SDRAM	6/11/04
		CPLD - FIXED CPLD JTAG LINES	6/11/04
		CPLD - ADDED CAP TO FILTER OUT POSSIBLE GLITCH ON BUFF DIR DATA NET	6/28/04

Schematic Modify Date = Monday, June 28, 2004

	<b>LOGIC</b> PRODUCT DEVELOPMENT	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title LH7A404-11 Card Engine		
Size C	Number 80000258	Rev 201
Design Create Date = Friday, October 18, 2002 Project LH7A404-11 Sheet 12 Of 12		