

DDR3 SODIMM
Page 15

FMC HPC/LPC Expansion
Connectors
Page 16-20

10/100/1000 Ethernet
MII/GMII/RGMII/SGMII
Page 24


Disclaimer:
THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Differential Clock
Clock Socket
SMA Clock
Page 30

System Monitor
Page 34

DIP Switches
LEDs, Buttons
Page 31

DVI Video
Page 28-29



Parallel Flash
Platform Flash
Page 25, 26

System ACE CF
System ACE MPU x8
Page 13

PCIe x8 Edge
Connector
Page 21

MGT SMA
Page 30



IIC EEPROM
Page 32

MODE DIP Switch
Page 25

USB Host/Peripheral
USB UART
Page 27, 33

USB JTAG Connector
Page 46

IIC Addressing	
U6	0b1010100
J63	0bXXXXX01
J64	0bXXXXX00
J1	0b0101011 0b0011011



XILINX



Title: ML605 Block Diagram SCHEM, ROHS COMPLIANT ML605 EVALUATION PLATFORM

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311

Date: 9-17-2009_15:45 Ver: D

Sheet Size: B Rev: 04

Sheet **1** of **48** Drawn By BF



VCC2V5_FPGA

VCC2V5

VCC2V5_FPGA

U1

U1


FPGA Banks 0, 14




Title: FPGA Banks 0, 14 SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:43	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 2 of 48	Drawn By BF	

**DUT
BANK 16
6vlx240tff1156**

IO_L19N_16_J32	J32	FMC_LPC_LA03_N	20
IO_L19P_16_J31	J31	FMC_LPC_LA03_P	20
IO_L18N_16_L26	L26	FMC_LPC_LA09_N	20
IO_L18P_16_L25	L25	FMC_LPC_LA09_P	20
IO_L17N_16_H32	H32	FMC_LPC_LA07_N	20
IO_L17P_16_G32	G32	FMC_LPC_LA07_P	20
IO_L16N_16_J34	J34	FMC_LPC_LA06_N	20
IO_L16P_16_K33	K33	FMC_LPC_LA06_P	20
IO_L15N_16_D32	D32	FMC_LPC_LA11_N	20
IO_L15P_16_D31	D31	FMC_LPC_LA11_P	20
IO_L14N_VREF_16_H33	H33	FMC_LPC_LA05_N	20
IO_L14P_16_H34	H34	FMC_LPC_LA05_P	20
IO_L13N_16_K29	K29	FMC_LPC_LA08_N	20
IO_L13P_16_J30	J30	FMC_LPC_LA08_P	20
IO_L12N_VRP_16_F34	F34	VRP_16	3
IO_L12P_VRN_16_E34	E34	VRN_16	3
IO_L11N_SRCC_16_E31	E31	FMC_LPC_LA01_CC_N	20
IO_L11P_SRCC_16_F31	F31	FMC_LPC_LA01_CC_P	20
IO_L10N_MRCC_16_G33	G33	FMC_LPC_CLK1_M2C_N	20
IO_L10P_MRCC_16_F33	F33	FMC_LPC_CLK1_M2C_P	20
IO_L9N_MRCC_16_K27	K27	FMC_LPC_LA00_CC_N	20
IO_L9P_MRCC_16_K26	K26	FMC_LPC_LA00_CC_P	20
IO_L8N_SRCC_16_C34	C34	FMC_LPC_LA13_N	20
IO_L8P_SRCC_16_D34	D34	FMC_LPC_LA13_P	20
IO_L7N_16_J29	J29	FMC_LPC_LA04_N	20
IO_L7P_16_K28	K28	FMC_LPC_LA04_P	20
IO_L6N_16_B34	B34	FMC_LPC_LA14_N	20
IO_L6P_16_C33	C33	FMC_LPC_LA14_P	20
IO_L5N_16_H30	H30	FMC_LPC_LA02_N	20
IO_L5P_16_G31	G31	FMC_LPC_LA02_P	20
IO_L4N_VREF_16_B33	B33	FMC_LPC_LA16_N	20
IO_L4P_16_A33	A33	FMC_LPC_LA16_P	20
IO_L3N_16_G30	G30	FMC_LPC_LA10_N	20
IO_L3P_16_F30	F30	FMC_LPC_LA10_P	20
IO_L2N_16_E33	E33	FMC_LPC_LA12_N	20
IO_L2P_16_E32	E32	FMC_LPC_LA12_P	20
IO_L1N_16_J27	J27	FMC_HPC_PG_M2C_LS	32
IO_L1P_16_J26	J26	FLASH_WAIT	26
IO_L0N_16_B32	B32	FMC_LPC_LA15_N	20
IO_L0P_16_C32	C32	FMC_LPC_LA15_P	20




U1





**DUT
BANK 15
6vlx240tff1156**

IO_L19N_15_R29	R29	FMC_LPC_LA20_N	20
IO_L19P_15_P29	P29	FMC_LPC_LA20_P	20
IO_L18N_15_P34	P34	FMC_LPC_LA29_N	20
IO_L18P_15_N34	N34	FMC_LPC_LA29_P	20
IO_L17N_15_N30	N30	FMC_LPC_LA19_N	20
IO_L17P_15_M30	M30	FMC_LPC_LA19_P	20
IO_L16N_VRP_15_L34	L34	VRP_15	3
IO_L16P_VRN_15_K34	K34	VRN_15	3
IO_L15N_SM15N_15_T26	T26	FMC_LPC_LA21_N	20
IO_L15P_SM15P_15_R26	R26	FMC_LPC_LA21_P	20
IO_L14N_VREF_15_R32	R32	FMC_LPC_LA27_N	20
IO_L14P_15_R31	R31	FMC_LPC_LA27_P	20
IO_L13N_SM14N_15_R27	R27	FMC_LPC_LA23_N	20
IO_L13P_SM14P_15_R28	R28	FMC_LPC_LA23_P	20
IO_L12N_SM13N_15_P26	P26	VAUX_CURR_N	20
IO_L12P_SM13P_15_P25	P25	VAUX_CURR_P	20
IO_L11N_SRCC_15_L30	L30	FMC_LPC_LA18_CC_N	20
IO_L11P_SRCC_15_L29	L29	FMC_LPC_LA18_CC_P	20
IO_L10N_MRCC_15_M33	M33	FMC_LPC_LA28_N	20
IO_L10P_MRCC_15_N33	N33	FMC_LPC_LA28_P	20
IO_L9N_MRCC_15_N29	N29	FMC_LPC_LA17_CC_N	20
IO_L9P_MRCC_15_N28	N28	FMC_LPC_LA17_CC_P	20
IO_L8N_SRCC_15_P32	P32	FMC_LPC_LA24_N	20
IO_L8P_SRCC_15_N32	N32	FMC_LPC_LA24_P	20
IO_L7N_SM12N_15_M28	M28	VAUX_VOLT_N	20
IO_L7P_SM12P_15_L28	L28	VAUX_VOLT_P	20
IO_L6N_SM11N_15_M32	M32	FMC_LPC_LA26_N	20
IO_L6P_SM11P_15_L33	L33	FMC_LPC_LA26_P	20
IO_L5N_SM10N_15_P27	P27	FMC_LPC_LA22_N	20
IO_L5P_SM10P_15_N27	N27	FMC_LPC_LA22_P	20
IO_L4N_VREF_15_P30	P30	FMC_LPC_LA25_N	20
IO_L4P_15_P31	P31	FMC_LPC_LA25_P	20
IO_L3N_SM9N_15_M27	M27	FMC_LPC_LA30_N	20
IO_L3P_SM9P_15_M26	M26	FMC_LPC_LA30_P	20
IO_L2N_SM8N_15_K31	K31	FMC_LPC_LA33_N	20
IO_L2P_SM8P_15_K32	K32	FMC_LPC_LA33_P	20
IO_L1N_15_M25	M25	FMC_LPC_LA32_N	20
IO_L1P_15_N25	N25	FMC_LPC_LA32_P	20
IO_L0N_15_L31	L31	FMC_LPC_LA31_N	20
IO_L0P_15_M31	M31	FMC_LPC_LA31_P	20



U1



Place above components near FPGA


FPGA Banks 15, 16



Title: FPGA Banks 15, 16 SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:43	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 3 of 48	Drawn By	BF

DUT
BANK 34
6vlx240tff1156


IO_L19N_VRP_34_AP10	AP10	IIC_SDA_DVI	28,29
IO_L19P_VRN_34_AN10	AN10	IIC_SCL_DVI	28,29
IO_L18N_A16_34_AH8	AH8	FLASH_A16	25,26
IO_L18P_A17_34_AG8	AG8	FLASH_A17	25,26
IO_L17N_A18_34_AP9	AP9	FLASH_A18	25,26
IO_L17P_A19_34_AN9	AN9	FLASH_A19	25,26
IO_L16N_A20_34_AF10	AF10	FLASH_A20	25,26
IO_L16P_A21_34_AF9	AF9	FLASH_A21	25,26
IO_L15N_A22_34_AL9	AL9	FLASH_A22	25,26
IO_L15P_A23_34_AK9	AK9	IIC_SCL_MAIN_LS	32
IO_L14N_VREF_A24_34_AE9	AE9	IIC_SDA_MAIN_LS	32
IO_L14P_A25_34_AD9	AD9	FMC_LPC_PRSNF_M2C	20
IO_L13N_A00_D16_34_AL8	AL8	FLASH_A0	25,26
IO_L13P_A01_D17_34_AK8	AK8	FLASH_A1	25,26
IO_L12N_A02_D18_34_AC9	AC9	FLASH_A2	25,26
IO_L12P_A03_D19_34_AD10	AD10	FLASH_A3	25,26
IO_L11N_SRCC_34_AJ9	AJ9	PMBUS_CTRL_LS	32
IO_L11P_SRCC_34_AH9	AH9	PMBUS_ALERT_LS	32
IO_L10N_MRCC_34_AB10	AB10	PMBUS_DATA_LS	32
IO_L10P_MRCC_34_AC10	AC10	PMBUS_CLK_LS	32
IO_L9N_MRCC_34_M10	M10	SM_FAN_TACH	39
IO_L9P_MRCC_34_L10	L10	SM_FAN_PWM	39
IO_L8N_SRCC_34_K9	K9	DVI_GPI01_FMC_C2M_PG_LS2	13
IO_L8P_SRCC_34_L9	L9	SYSACE_MPIRQ	13
IO_L7N_A04_D20_34_C8	C8	FLASH_A4	25,26
IO_L7P_A05_D21_34_B8	B8	FLASH_A5	25,26
IO_L6N_A06_D22_34_E9	E9	FLASH_A6	25,26
IO_L6P_A07_D23_34_E8	E8	FLASH_A7	25,26
IO_L5N_A08_D24_34_A8	A8	FLASH_A8	25,26
IO_L5P_A09_D25_34_A9	A9	FLASH_A9	25,26
IO_L4N_VREF_A10_D26_34_D9	D9	FLASH_A10	25,26
IO_L4P_A11_D27_34_C9	C9	FLASH_A11	25,26
IO_L3N_A12_D28_34_D10	D10	FLASH_A12	25,26
IO_L3P_A13_D29_34_C10	C10	FLASH_A13	25,26
IO_L2N_A14_D30_34_F10	F10	FLASH_A14	25,26
IO_L2P_A15_D31_34_F9	F9	FLASH_A15	25,26
IO_L1N_GC_34_B10	B10	FMC_LPC_CLK0_M2C_N	20
IO_L1P_GC_34_A10	A10	FMC_LPC_CLK0_M2C_P	20
IO_L0N_GC_34_H9	H9	SYSCLK_N	30
IO_L0P_GC_34_J9	J9	SYSCLK_P	30



U1

DUT
BANK 24
6vlx240tff1156

IO_L19N_24_AD22	AD22	PCIE_WAKE_B_LS	32
IO_L19P_24_AC22	AC22	GPIO_LED_0	31
IO_L18N_24_AC24	AC24	GPIO_LED_1	31
IO_L18P_24_AC23	AC23	PLATFLASH_L_B	25
IO_L17N_VRP_24_AE22	AE22	GPIO_LED_2	31
IO_L17P_VRN_24_AE23	AE23	GPIO_LED_3	31
IO_L16N_CSO_B_24_AB23	AB23	GPIO_LED_4	31
IO_L16P_RS0_24_AA23	AA23	FLASH_A23	25,26
IO_L15N_RS1_24_AG23	AG23	GPIO_LED_5	31
IO_L15P_FWE_B_24_AF23	AF23	FPGA_FWE_B	25,26
IO_L14N_VREF_FOE_B_MOSI_24_AA24	AA24	FPGA_FOE_B	25,26
IO_L14P_FCS_B_24_Y24	Y24	FPGA_FCS_B	25
IO_L13N_D0_FS0_24_AF24	AF24	FLASH_D0	25,26
IO_L13P_D1_FS1_24_AF25	AF25	FLASH_D1	25,26
IO_L12N_D2_FS2_24_W24	W24	FLASH_D2	25,26
IO_L12P_D3_24_V24	V24	FLASH_D3	25,26
IO_L11N_SRCC_24_AE24	AE24	GPIO_LED_6	31
IO_L11P_SRCC_24_AD24	AD24	GPIO_LED_7	31
IO_L10N_MRCC_24_V23	V23	SFP_LOS	23
IO_L10P_MRCC_24_U23	U23	USER_CLOCK	30
IO_L9N_MRCC_24_J24	J24	USB_1_TX	33
IO_L9P_MRCC_24_J25	J25	USB_1_RX	33
IO_L8N_SRCC_24_T23	T23	USB_1_RTS	33
IO_L8P_SRCC_24_T24	T24	USB_1_CTS	33
IO_L7N_D4_24_H24	H24	FLASH_D4	25,26
IO_L7P_D5_24_H25	H25	FLASH_D5	25,26
IO_L6N_D6_24_P24	P24	FLASH_D6	25,26
IO_L6P_D7_24_R24	R24	FLASH_D7	25,26
IO_L5N_D8_24_G23	G23	FLASH_D8	25,26
IO_L5P_D9_24_H23	H23	FLASH_D9	25,26
IO_L4N_VREF_D10_24_N24	N24	FLASH_D10	25,26
IO_L4P_D11_24_N23	N23	FLASH_D11	25,26
IO_L3N_D12_24_F23	F23	FLASH_D12	25,26
IO_L3P_D13_24_F24	F24	FLASH_D13	25,26
IO_L2N_D14_24_L24	L24	FLASH_D14	25,26
IO_L2P_D15_24_M23	M23	FLASH_D15	25,26
IO_L1N_GC_24_K23	K23	FMC_HPC_CLK0_M2C_N	18
IO_L1P_GC_24_K24	K24	FMC_HPC_CLK0_M2C_P	18
IO_L0N_GC_24_M22	M22	USER_SMA_CLOCK_N	30
IO_L0P_GC_24_L23	L23	USER_SMA_CLOCK_P	30



U1

FPGA Banks 24, 34




Title: FPGA Banks 24, 34
SCHEM, ROHS COMPLIANT
ML605

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311


Date:	9-17-2009_15:43	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	4 of 48	Drawn By	BF

**DUT
BANK 35
6vlx240tff1156**

IO_L19N_GC_35_E11	E11	DDR3_DM0	15
IO_L19P_GC_35_D11	D11	DDR3_D7	15
IO_L18N_GC_35_K12	K12	DDR3_D6	15
IO_L18P_GC_35_K12	K13	DDR3_D5	15
IO_L18P_GC_35_K13	E12	DDR3_DQS0_N	15
IO_L17N_35_E12	D12	DDR3_DQS0_P	15
IO_L17P_35_D12	L11	DDR3_D4	15
IO_L16N_VRP_35_L11	K11	DDR3_D3	15
IO_L16P_VRN_35_K11	F13	DDR3_D2	15
IO_L15N_SM7N_35_F13	E13	DDR3_D1	15
IO_L15P_SM7P_35_E13	J10		
IO_L14N_VREF_35_J10	J11	DDR3_D0	15
IO_L14P_35_J11	B11	DDR3_DM1	15
IO_L13N_SM6N_35_B11	A11	DDR3_D15	15
IO_L13P_SM6P_35_A11	J12	DDR3_DQS1_N	15
IO_L12N_SM5N_35_J12	H12	DDR3_DQS1_P	15
IO_L12P_SM5P_35_H12	C12	DDR3_D14	15
IO_L11N_SRCC_35_C12	C13	NC	
IO_L11P_SRCC_35_C13	M11	DDR3_D13	15
IO_L10N_MRCC_35_M11	M12	NC	
IO_L10P_MRCC_35_M12	M13	DDR3_D8	15
IO_L9N_MRCC_35_M13	L13	NC	
IO_L9P_MRCC_35_L13	J14	DDR3_D9	15
IO_L8N_SRCC_35_J14	K14	NC	
IO_L8P_SRCC_35_K14	B13	DDR3_D10	15
IO_L7N_SM4N_35_B13	B12	DDR3_D11	15
IO_L7P_SM4P_35_B12	G10	DDR3_D12	15
IO_L6N_SM3N_35_G10	H10	CPU_RESET	31
IO_L6P_SM3P_35_H10	E14	DDR3_DM2	15
IO_L5N_SM2N_35_E14	F14	DDR3_D22	15
IO_L5P_SM2P_35_F14	H13		
IO_L4N_VREF_35_H13	G12	DDR3_D20	15
IO_L4P_35_G12	A14	DDR3_DQS2_N	15
IO_L3N_SMLN_35_A14	A13	DDR3_DQS2_P	15
IO_L3P_SMLP_35_A13	F11	DDR3_D17	15
IO_L2N_SMON_35_F11	G11	DDR3_D16	15
IO_L2P_SMON_35_G11	C14	DDR3_D19	15
IO_L1N_35_C14	D14	DDR3_D18	15
IO_L1P_35_D14	H14	DDR3_D23	15
IO_L0N_35_H14	G13	DDR3_D21	15
IO_L0P_35_G13			



VCC1V5_FPGA




VCC0_35_L12
VCC0_35_H11
VCC0_35_G14
VCC0_35_D13
VCC0_35_A12


U1

**DUT
BANK 25
6vlx240tff1156**

IO_L19N_GC_25_A31	A31	DDR3_DM7	15
IO_L19P_GC_25_B31	B31	DDR3_D57	15
IO_L18N_GC_25_H29	H29	DDR3_D58	15
IO_L18P_GC_25_H28	H28	DDR3_D59	15
IO_L17N_25_D30	D30	DDR3_DQS7_N	15
IO_L17P_25_C30	C30	DDR3_DQS7_P	15
IO_L16N_VRP_25_F29	F29	DDR3_D63	15
IO_L16P_VRN_25_E29	E29	DDR3_D62	15
IO_L15N_25_B30	B30	DDR3_D60	15
IO_L15P_25_A30	A30	DDR3_D61	15
IO_L14N_VREF_25_E28	E28		
IO_L14P_25_F28	F28	DDR3_D56	15
IO_L13N_25_A29	A29	DDR3_DM6	15
IO_L13P_25_A28	A28	DDR3_D53	15
IO_L12N_25_G28	G28	DDR3_DQS6_N	15
IO_L12P_25_H27	H27	DDR3_DQS6_P	15
IO_L11N_SRCC_25_G25	G25	DDR3_D55	15
IO_L11P_SRCC_25_F25	F25	NC	
IO_L10N_MRCC_25_D29	D29	DDR3_D50	15
IO_L10P_MRCC_25_C29	C29	NC	
IO_L9N_MRCC_25_B28	B28	DDR3_D49	15
IO_L9P_MRCC_25_C28	C28	NC	
IO_L8N_SRCC_25_E24	E24	DDR3_D54	15
IO_L8P_SRCC_25_D24	D24	NC	
IO_L7N_25_C27	C27	DDR3_D48	15
IO_L7P_25_B27	B27	DDR3_D51	15
IO_L6N_25_G27	G27	DDR3_D52	15
IO_L6P_25_G26	G26	GPIO_SW_C	31
IO_L5N_25_A26	A26	DDR3_DM5	15
IO_L5P_25_B26	B26	DDR3_D42	15
IO_L4N_VREF_25_E27	E27		
IO_L4P_25_D27	D27	DDR3_D46	15
IO_L3N_25_A25	A25	DDR3_DQS5_N	15
IO_L3P_25_B25	B25	DDR3_DQS5_P	15
IO_L2N_25_F26	F26	DDR3_D41	15
IO_L2P_25_E26	E26	DDR3_D43	15
IO_L1N_25_C25	C25	DDR3_D47	15
IO_L1P_25_C24	C24	DDR3_D44	15
IO_L0N_25_D26	D26	DDR3_D40	15
IO_L0P_25_D25	D25	DDR3_D45	15



VCC1V5_FPGA



VCC0_25_F27
VCC0_25_E30
VCC0_25_C26
VCC0_25_B29

U1

FPGA Banks 25, 35



Title: FPGA Banks 25, 35
SCHEM, ROHS COMPLIANT
ML605

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311


Date:	9-17-2009_15:43	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	5 of 48	Drawn By	BF

**DUT
BANK 26
6vlx240tff1156**

IO_L19N_26_D22	D22	GPIO_DIP_SW1	31
IO_L19P_26_C22	C22	GPIO_DIP_SW2	31
IO_L18N_26_L21	L21	GPIO_DIP_SW3	31
IO_L18P_26_L20	L20	GPIO_DIP_SW4	31
IO_L17N_26_C18	C18	GPIO_DIP_SW5	31
IO_L17P_26_B18	B18	GPIO_DIP_SW6	31
IO_L16N_26_K22	K22	GPIO_DIP_SW7	31
IO_L16P_26_K21	K21	GPIO_DIP_SW8	31
IO_L15N_26_A19	A19	GPIO_SW_N	31
IO_L15P_26_A18	A18	GPIO_SW_S	31
IO_L14N_VREF_26_J22	J22		
IO_L14P_26_H22	H22	NC	
IO_L13N_26_D19	D19	DDR3_DM3	15
IO_L13P_26_E19	E19	DDR3_D26	15
IO_L12N_VRP_26_E21	E21	VRP_26	6
IO_L12P_VRN_26_D21	D21	VRN_26	6
IO_L11N_SRCC_26_H20	H20	DDR3_DQS3_N	15
IO_L11P_SRCC_26_H19	H19	DDR3_DQS3_P	15
IO_L10N_MRCC_26_G20	G20	DDR3_D25	15
IO_L10P_MRCC_26_F21	F21	NC	
IO_L9N_MRCC_26_C19	C19	DDR3_D24	15
IO_L9P_MRCC_26_B20	B20	NC	
IO_L8N_SRCC_26_F20	F20	DDR3_D27	15
IO_L8P_SRCC_26_F19	F19	NC	
IO_L7N_26_A21	A21	DDR3_D29	15
IO_L7P_26_A20	A20	DDR3_D28	15
IO_L6N_26_E23	E23	DDR3_D31	15
IO_L6P_26_E22	E22	DDR3_D30	15
IO_L5N_26_B22	B22	DDR3_DM4	15
IO_L5P_26_B21	B21	DDR3_D33	15
IO_L4N_VREF_26_J21	J21		
IO_L4P_26_J20	J20	DDR3_D38	15
IO_L3N_26_C23	C23	DDR3_DQS4_N	15
IO_L3P_26_B23	B23	DDR3_DQS4_P	15
IO_L2N_26_G22	G22	DDR3_D39	15
IO_L2P_26_G21	G21	DDR3_D32	15
IO_L1N_26_A24	A24	DDR3_D35	15
IO_L1P_26_A23	A23	DDR3_D34	15
IO_L0N_26_D20	D20	DDR3_D37	15
IO_L0P_26_C20	C20	DDR3_D36	15

VCC1V5_FPGA

H21	VCCO_26_H21
E20	VCCO_26_E20
D23	VCCO_26_D23
B19	VCCO_26_B19
A22	VCCO_26_A22






**DUT
BANK 36
6vlx240tff1156**

IO_L19N_36_C15	C15	DDR3_A15	15
IO_L19P_36_D15	D15	DDR3_A14	15
IO_L18N_36_J15	J15	DDR3_A13	15
IO_L18P_36_H15	H15	DDR3_A12	15
IO_L17N_36_M15	M15	DDR3_A11	15
IO_L17P_36_M16	M16	DDR3_A10	15
IO_L16N_36_F15	F15	DDR3_A9	15
IO_L16P_36_G15	G15	DDR3_A8	15
IO_L15N_36_B15	B15	DDR3_A7	15
IO_L15P_36_A15	A15	DDR3_A6	15
IO_L14N_VREF_36_J16	J16		
IO_L14P_36_J17	J17	DDR3_A5	15
IO_L13N_36_D16	D16	DDR3_A4	15
IO_L13P_36_E16	E16	DDR3_A3	15
IO_L12N_VRP_36_G16	G16	VRP_36	6
IO_L12P_VRN_36_F16	F16	VRN_36	6
IO_L11N_SRCC_36_B16	B16	DDR3_A2	15
IO_L11P_SRCC_36_A16	A16	DDR3_A1	15
IO_L10N_MRCC_36_L14	L14	DDR3_A0	15
IO_L10P_MRCC_36_L15	L15	DDR3_BA2	15
IO_L9N_MRCC_36_L16	L16	DDR3_CLK1_N	15
IO_L9P_MRCC_36_K16	K16	DDR3_CLK1_P	15
IO_L8N_SRCC_36_H18	H18	DDR3_CLK0_N	15
IO_L8P_SRCC_36_G18	G18	DDR3_CLK0_P	15
IO_L7N_36_M17	M17	DDR3_CKE1	15
IO_L7P_36_M18	M18	DDR3_CKE0	15
IO_L6N_36_J19	J19	DDR3_BA1	15
IO_L6P_36_K19	K19	DDR3_BA0	15
IO_L5N_36_B17	B17	DDR3_WE_B	15
IO_L5P_36_C17	C17	DDR3_CAS_B	15
IO_L4N_VREF_36_L18	L18		
IO_L4P_36_L19	L19	DDR3_RAS_B	15
IO_L3N_36_G17	G17	GPIO_SW_E	31
IO_L3P_36_H17	H17	GPIO_SW_W	31
IO_L2N_36_K17	K17	DDR3_S1_B	15
IO_L2P_36_K18	K18	DDR3_S0_B	15
IO_L1N_36_D17	D17	DDR3_TEMP_EVENT	15
IO_L1P_36_E18	E18	DDR3_RESET_B	15
IO_L0N_36_E17	E17	DDR3_ODT1	15
IO_L0P_36_F18	F18	DDR3_ODT0	15

VCC1V5_FPGA

K15	VCCO_36_K15
J18	VCCO_36_J18
F17	VCCO_36_F17
C16	VCCO_36_C16



FPGA Banks 26, 36



Title: FPGA Banks 26, 36 SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:43	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 6 of 48	Drawn By	BF

LX240T ONLY

DUT
BANK 12
6vlx240tff1156

IO_L19N_12_AM31	AM31	FMC HPC HB03 N	17
IO_L19P_12_AL30	AL30	FMC HPC HB03 P	17
IO_L18N_12_AP33	AP33	FMC HPC HB02 N	17
IO_L18P_12_AP32	AP32	FMC HPC HB02 P	17
IO_L17N_12_AM32	AM32	FMC HPC HB01 N	18
IO_L17P_12_AN32	AN32	FMC HPC HB01 P	18
IO_L16N_12_AL33	AL33	FMC HPC HB04 N	17
IO_L16P_12_AM33	AM33	FMC HPC HB04 P	17
IO_L15N_12_AK31	AK31	FMC HPC HB19 N	17
IO_L15P_12_AL31	AL31	FMC HPC HB19 P	17
IO_L14N_VREF_12_AK32	AK32	FMC HPC HB08 N	17
IO_L14P_12_AK33	AK33	FMC HPC HB08 P	17
IO_L13N_12_AJ30	AJ30	FMC HPC HB11 N	18
IO_L13P_12_AJ29	AJ29	FMC HPC HB11 P	18
IO_L12N_VRP_12_AJ32	AJ32	FMC HPC HB12 N	17
IO_L12P_VRN_12_AJ31	AJ31	FMC HPC HB12 P	17
IO_L11N_SRCC_12_AE26	AE26	FMC HPC HB06 CC N	18
IO_L11P_SRCC_12_AF26	AF26	FMC HPC HB06 CC P	18
IO_L10N_MRCC_12_AG30	AG30	FMC HPC HB00 CC N	18
IO_L10P_MRCC_12_AF30	AF30	FMC HPC HB00 CC P	18
IO_L9N_MRCC_12_AG28	AG28	FMC HPC HB17 CC N	18
IO_L9P_MRCC_12_AG27	AG27	FMC HPC HB17 CC P	18
IO_L8N_SRCC_12_AN34	AN34	FMC HPC HB05 N	17
IO_L8P_SRCC_12_AN33	AN33	FMC HPC HB05 P	17
IO_L7N_12_AH30	AH30	FMC HPC HB16 N	17
IO_L7P_12_AH29	AH29	FMC HPC HB16 P	17
IO_L6N_12_AK34	AK34	FMC HPC HB09 N	17
IO_L6P_12_AL34	AL34	FMC HPC HB09 P	17
IO_L5N_12_AF29	AF29	FMC HPC HB10 N	18
IO_L5P_12_AF28	AF28	FMC HPC HB10 P	18
IO_L4N_VREF_12_AH34	AH34	FMC HPC HB07 N	18
IO_L4P_12_AJ34	AJ34	FMC HPC HB07 P	18
IO_L3N_12_AE29	AE29	FMC HPC HB15 N	18
IO_L3P_12_AE28	AE28	FMC HPC HB15 P	18
IO_L2N_12_AH32	AH32	FMC HPC HB13 N	17
IO_L2P_12_AH33	AH33	FMC HPC HB13 P	17
IO_L1N_12_AD27	AD27	FMC HPC HB14 N	18
IO_L1P_12_AE27	AE27	FMC HPC HB14 P	18
IO_L0N_12_AD26	AD26	FMC HPC HB18 N	18
IO_L0P_12_AD25	AD25	FMC HPC HB18 P	18

14,18	FMC_VIO_B_M2C	AL32	VCCO_12_AL32
		AH31	VCCO_12_AH31
		AG34	VCCO_12_AG34
		AF27	VCCO_12_AF27

U1

LX240T ONLY

DUT
BANK 13
6vlx240tff1156

IO_L19N_13_AC25	AC25	FMC HPC HA02 N	18
IO_L19P_13_AB25	AB25	FMC HPC HA02 P	18
IO_L18N_13_AF31	AF31	FMC HPC HA08 N	17
IO_L18P_13_AG31	AG31	FMC HPC HA08 P	17
IO_L17N_13_AB26	AB26	FMC HPC HA07 N	18
IO_L17P_13_AA26	AA26	FMC HPC HA07 P	18
IO_L16N_13_AG32	AG32	FMC HPC HA11 N	18
IO_L16P_13_AG33	AG33	FMC HPC HA11 P	18
IO_L15N_13_AC27	AC27	FMC HPC HA05 N	17
IO_L15P_13_AB27	AB27	FMC HPC HA05 P	17
IO_L14N_VREF_13_AE32	AE32	FMC HPC HA12 N	17
IO_L14P_13_AD32	AD32	FMC HPC HA12 P	17
IO_L13N_13_AC28	AC28	FMC HPC HA04 N	17
IO_L13P_13_AB28	AB28	FMC HPC HA04 P	17
IO_L12N_VRP_13_AC32	AC32	FMC HPC HA15 N	17
IO_L12P_VRN_13_AB32	AB32	FMC HPC HA15 P	17
IO_L11N_SRCC_13_AC29	AC29	FMC HPC HA01 CC N	17
IO_L11P_SRCC_13_AD29	AD29	FMC HPC HA01 CC P	17
IO_L10N_MRCC_13_AF33	AF33	FMC HPC HA00 CC N	17
IO_L10P_MRCC_13_AE33	AE33	FMC HPC HA00 CC P	17
IO_L9N_MRCC_13_AC30	AC30	FMC HPC CLK2 M2C IO N	22
IO_L9P_MRCC_13_AD30	AD30	FMC HPC CLK2 M2C IO P	22
IO_L8N_SRCC_13_AF34	AF34	FMC HPC CLK3 M2C IO N	22
IO_L8P_SRCC_13_AE34	AE34	FMC HPC CLK3 M2C IO P	22
IO_L7N_13_AA29	AA29	FMC HPC HA06 N	18
IO_L7P_13_AA28	AA28	FMC HPC HA06 P	18
IO_L6N_13_Y26	Y26	FMC HPC HA03 N	18
IO_L6P_13_AA25	AA25	FMC HPC HA03 P	18
IO_L5N_13_AD31	AD31	FMC HPC HA13 N	17
IO_L5P_13_AE31	AE31	FMC HPC HA13 P	17
IO_L4N_VREF_13_AB33	AB33	FMC HPC HA16 N	17
IO_L4P_13_AC33	AC33	FMC HPC HA16 P	17
IO_L3N_13_AB31	AB31	FMC HPC HA09 N	17
IO_L3P_13_AB30	AB30	FMC HPC HA09 P	17
IO_L2N_13_AC34	AC34	FMC HPC HA10 N	18
IO_L2P_13_AD34	AD34	FMC HPC HA10 P	18
IO_L1N_13_AA31	AA31	FMC HPC HA14 N	18
IO_L1P_13_AA30	AA30	FMC HPC HA14 P	18
IO_L0N_13_AA33	AA33	IIC_SDA_SFP	23
IO_L0P_13_AA34	AA34	IIC_SCL_SFP	23

VCC2V5_FPGA	AE30	VCCO_13_AE30
	AD33	VCCO_13_AD33
	AC26	VCCO_13_AC26
	AB29	VCCO_13_AB29
	AA32	VCCO_13_AA32

U1

FPGA Banks 12, 13



Title: FPGA Banks 12, 13
SCHEM, ROHS COMPLIANT
ML605

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311

Date: 9-17-2009_15:43 Ver: D


Sheet Size: B Rev: 04

Sheet 7 of 48 Drawn By BF

LX240T ONLY

DUT
BANK 22
6vlx240tff1156


IO_L19N_22	AN23	FMC HPC LA16 N	17
IO_L19P_22	AP22	FMC HPC LA16 P	17
IO_L18N_22	AG21	FMC HPC LA06 N	16
IO_L18P_22	AG20	FMC HPC LA06 P	16
IO_L17N_22	AN22	FMC HPC LA11 N	18
IO_L17P_22	AM22	FMC HPC LA11 P	18
IO_L16N_22	AJ21	FMC HPC LA07 N	18
IO_L16P_22	AK21	FMC HPC LA07 P	18
IO_L15N_22	AL23	FMC HPC LA15 N	18
IO_L15P_22	AM23	FMC HPC LA15 P	18
IO_L14N_VREF_22	AD19	FMC HPC LA03 N	17
IO_L14P_22	AC19	FMC HPC LA03 P	17
IO_L13N_22	AL21	FMC HPC LA12 N	17
IO_L13P_22	AM21	FMC HPC LA12 P	17
IO_L12N_VRP_22	AH20	VRP_22	8
IO_L12P_VRN_22	AJ20	VRN_22	8
IO_L11N_SRCC_22	AF21	FMC HPC LA00 CC N	17
IO_L11P_SRCC_22	AF20	FMC HPC LA00 CC P	17
IO_L10N_MRCC_22	AL19	FMC HPC LA01 CC N	16
IO_L10P_MRCC_22	AK19	FMC HPC LA01 CC P	16
IO_L9N_MRCC_22	AP21	FMC HPC CLK1 M2C N	17
IO_L9P_MRCC_22	AP20	FMC HPC CLK1 M2C P	17
IO_L8N_SRCC_22	AE19	FMC HPC LA04 N	18
IO_L8P_SRCC_22	AF19	FMC HPC LA04 P	18
IO_L7N_22	AL20	FMC HPC LA10 N	16
IO_L7P_22	AM20	FMC HPC LA10 P	16
IO_L6N_22	AD20	FMC HPC LA02 N	18
IO_L6P_22	AC20	FMC HPC LA02 P	18
IO_L5N_22	AN20	FMC HPC LA14 N	16
IO_L5P_22	AN19	FMC HPC LA14 P	16
IO_L4N_VREF_22	AJ22	FMC HPC LA08 N	17
IO_L4P_22	AK22	FMC HPC LA08 P	17
IO_L3N_22	AN18	FMC HPC LA13 N	16
IO_L3P_22	AP19	FMC HPC LA13 P	16
IO_L2N_22	AH22	FMC HPC LA05 N	16
IO_L2P_22	AG22	FMC HPC LA05 P	16
IO_L1N_22	AL18	FMC HPC LA09 N	16
IO_L1P_22	AM18	FMC HPC LA09 P	16
IO_L0N_22	AD21	GPIO_LED_W	31
IO_L0P_22	AE21	GPIO_LED_E	31




LX240T ONLY

DUT
BANK 23
6vlx240tff1156


IO_L19N_23	AP24	GPIO_LED_C	31
IO_L19P_23	AP25	FMC HPC PRSNT M2C L	18
IO_L18N_23	AL24	FMC HPC LA20 N	17
IO_L18P_23	AK23	FMC HPC LA20 P	17
IO_L17N_23	AN24	FMC HPC LA19 N	18
IO_L17P_23	AN25	FMC HPC LA19 P	18
IO_L16N_23	AL25	FMC HPC LA26 N	16
IO_L16P_23	AM25	FMC HPC LA26 P	16
IO_L15N_23	AP26	FMC HPC LA22 N	17
IO_L15P_23	AP27	FMC HPC LA22 P	17
IO_L14N_VREF_23	AK24	FMC HPC LA30 N	18
IO_L14P_23	AJ24	FMC HPC LA30 P	18
IO_L13N_23	AM26	FMC HPC LA23 N	16
IO_L13P_23	AL26	FMC HPC LA23 P	16
IO_L12N_VRP_23	AJ26	VRP_23	8
IO_L12P_VRN_23	AK26	VRN_23	8
IO_L11N_SRCC_23	AH24	FMC HPC LA33 N	17
IO_L11P_SRCC_23	AH23	FMC HPC LA33 P	17
IO_L10N_MRCC_23	AJ27	FMC HPC LA28 N	18
IO_L10P_MRCC_23	AK27	FMC HPC LA28 P	18
IO_L9N_MRCC_23	AM27	FMC HPC LA17 CC N	16
IO_L9P_MRCC_23	AN27	FMC HPC LA17 CC P	16
IO_L8N_SRCC_23	AJ25	FMC HPC LA18 CC N	16
IO_L8P_SRCC_23	AH25	FMC HPC LA18 CC P	16
IO_L7N_23	AM28	FMC HPC LA25 N	17
IO_L7P_23	AN28	FMC HPC LA25 P	17
IO_L6N_23	AK28	FMC HPC LA29 N	17
IO_L6P_23	AL28	FMC HPC LA29 P	17
IO_L5N_23	AP29	FMC HPC LA21 N	18
IO_L5P_23	AN29	FMC HPC LA21 P	18
IO_L4N_VREF_23	AK29	FMC HPC LA31 N	17
IO_L4P_23	AL29	FMC HPC LA31 P	17
IO_L3N_23	AP31	FMC HPC LA27 N	16
IO_L3P_23	AP30	FMC HPC LA27 P	16
IO_L2N_23	AG26	FMC HPC LA32 N	18
IO_L2P_23	AG25	FMC HPC LA32 P	18
IO_L1N_23	AM30	FMC HPC LA24 N	18
IO_L1P_23	AN30	FMC HPC LA24 P	18
IO_L0N_23	AH28	GPIO_LED_S	31
IO_L0P_23	AH27	GPIO_LED_N	31



U1



U1



FPGA Banks 22, 23



Title: FPGA Banks 22, 23
SCHEM, ROHS COMPLIANT
ML605

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311

Date: 9-17-2009_15:43 Ver: D

Sheet Size: B Rev: 04

Sheet 8 of 48 Drawn By BF

LX240T ONLY



LX240T ONLY

DUT
BANK 32
6vlx240tfff1156

DUT
BANK 33
6vlx240tfff1156


IO_L19N_32_AK16	AK16	DVI_D11	29
IO_L19P_32_AL16	AL16	DVI_D10	29
IO_L18N_32_AF18	AF18	DVI_D9	29
IO_L18P_32_AE18	AE18	DVI_D8	29
IO_L17N_32_AK17	AK17	DVI_D7	29
IO_L17P_32_AK18	AK18	DVI_D6	29
IO_L16N_32_AE17	AE17	DVI_D5	29
IO_L16P_32_AD17	AD17	DVI_D4	29
IO_L15N_32_AM16	AM16	DVI_D3	29
IO_L15P_32_AM17	AM17	DVI_D2	29
IO_L14N_VREF_32_AH19	AH19	DVI_D1	29
IO_L14P_32_AJ19	AJ19	DVI_D0	29
IO_L13N_32_AP17	AP17	DVI_RESET_B_LS	32
IO_L13P_32_AN17	AN17	DVI_H	29
IO_L12N_VRP_32_AG18	AG18	VRP_32	9
IO_L12P_VRN_32_AH18	AH18	VRN_32	9
IO_L11N_SRCC_32_AC17	AC17	DVI_XCLK_N	29
IO_L11P_SRCC_32_AC18	AC18	DVI_XCLK_P	29
IO_L10N_MRCC_32_AD16	AD16	DVI_DE	29
IO_L10P_MRCC_32_AE16	AE16	CLK_33MHZ_SYSACE	13
IO_L9N_MRCC_32_AD15	AD15	DVI_V	29
IO_L9P_MRCC_32_AC15	AC15	SYSACE_MPA00	13
IO_L8N_SRCC_32_AG17	AG17	SYSACE_MPA02	13
IO_L8P_SRCC_32_AH17	AH17	SYSACE_MPA03	13
IO_L7N_32_AP15	AP15	SYSACE_MPA01	13
IO_L7P_32_AP16	AP16	SYSACE_D3	13
IO_L6N_32_AJ16	AJ16	SYSACE_D2	13
IO_L6P_32_AJ17	AJ17	SYSACE_D1	13
IO_L5N_32_AM15	AM15	SYSACE_D0	13
IO_L5P_32_AN15	AN15	SYSACE_D7	13
IO_L4N_VREF_32_AF16	AF16	SYSACE_D6	13
IO_L4P_32_AG16	AG16	SYSACE_D4	13
IO_L3N_32_AL14	AL14	SYSACE_MPWE	13
IO_L3P_32_AL15	AL15	SYSACE_MPOE	13
IO_L2N_32_AH15	AH15	SYSACE_D5	13
IO_L2P_32_AJ15	AJ15	SYSACE_MPBRDY	13
IO_L1N_32_AJ14	AJ14	SYSACE_MPCE	13
IO_L1P_32_AK14	AK14	SYSACE_MPA06	13
IO_L0N_32_AF15	AF15	SYSACE_MPA05	13
IO_L0P_32_AG15	AG15	SYSACE_MPA04	13

IO_L19N_33_AN14	AN14	PHY_MDIO	24
IO_L19P_33_AP14	AP14	PHY_MDC	24
IO_L18N_33_AH14	AH14	PHY_INT	24
IO_L18P_33_AH13	AH13	PHY_RESET	24
IO_L17N_33_AL13	AL13	PHY_CRS	24
IO_L17P_33_AK13	AK13	PHY_COL	24
IO_L16N_33_AH12	AH12	PHY_TXC_GTXCLK	24
IO_L16P_33_AG12	AG12	PHY_RXER	24
IO_L15N_33_AM13	AM13	PHY_RXCTL_RXDV	24
IO_L15P_33_AN13	AN13	PHY_RXD0	24
IO_L14N_VREF_33_AF14	AF14	PHY_RXD1	24
IO_L14P_33_AE14	AE14	PHY_RXD2	24
IO_L13N_33_AN12	AN12	PHY_RXD3	24
IO_L13P_33_AM12	AM12	PHY_RXD4	24
IO_L12N_VRP_33_AG13	AG13	FMC_LPC_IIC_SDA_LS	32
IO_L12P_VRN_33_AF13	AF13	FMC_LPC_IIC_SCL_LS	32
IO_L11N_SRCC_33_AP12	AP12	SFP_TX_DISABLE_FPGA	23
IO_L11P_SRCC_33_AP11	AP11	PHY_RXCLK	24
IO_L10N_MRCC_33_AD11	AD11	PHY_RXD5	24
IO_L10P_MRCC_33_AD12	AD12	PHY_TXCLK	24
IO_L9N_MRCC_33_AC12	AC12	PHY_RXD6	24
IO_L9P_MRCC_33_AC13	AC13	PHY_RXD7	24
IO_L8N_SRCC_33_AH10	AH10	PHY_TXER	24
IO_L8P_SRCC_33_AJ10	AJ10	PHY_TXCTL_TXEN	24
IO_L7N_33_AM11	AM11	PHY_TXD0	24
IO_L7P_33_AL11	AL11	PHY_TXD1	24
IO_L6N_33_AG10	AG10	PHY_TXD2	24
IO_L6P_33_AG11	AG11	PHY_TXD3	24
IO_L5N_33_AL10	AL10	PHY_TXD4	24
IO_L5P_33_AM10	AM10	PHY_TXD5	24
IO_L4N_VREF_33_AE11	AE11	PHY_TXD6	24
IO_L4P_33_AF11	AF11	PHY_TXD7	24
IO_L3N_33_AJ12	AJ12	P30_CS_SEL	25
IO_L3P_33_AK12	AK12	LCD_E_LS	32
IO_L2N_33_AC14	AC14	LCD_RW_LS	32
IO_L2P_33_AD14	AD14	LCD_DB4_LS	32
IO_L1N_33_AK11	AK11	LCD_DB5_LS	32
IO_L1P_33_AJ11	AJ11	LCD_DB6_LS	32
IO_L0N_33_AE12	AE12	LCD_DB7_LS	32
IO_L0P_33_AE13	AE13	PCIE_PERST_B_LS	32



U1

U1



FPGA Banks 32, 33



Title: FPGA Banks 32, 33
SCHEM, ROHS COMPLIANT
ML605

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311

Date:	9-17-2009_15:42	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	9 of 48	Drawn By	BF

LX240T ONLY

DUT
BANK 112
6vlx240tfff1156



MGTXP0_112_AP1	AP1	FMC HPC DP7 C2M P	16
MGTXN0_112_AP2	AP2	FMC HPC DP7 C2M N	16
MGTRXP0_112_AP5	AP5	FMC HPC DP7 M2C P	16
MGTRXN0_112_AP6	AP6	FMC HPC DP7 M2C N	16
MGTXP1_112_AN3	AN3	FMC HPC DP6 C2M P	16
MGTXN1_112_AN4	AN4	FMC HPC DP6 C2M N	16
MGTRXP1_112_AM5	AM5	FMC HPC DP6 M2C P	16
MGTRXN1_112_AM6	AM6	FMC HPC DP6 M2C N	16
MGTXP2_112_AM1	AM1	FMC HPC DP5 C2M P	16
MGTXN2_112_AM2	AM2	FMC HPC DP5 C2M N	16
MGTRXP2_112_AL3	AL3	FMC HPC DP5 M2C P	16
MGTRXN2_112_AL4	AL4	FMC HPC DP5 M2C N	16
MGTXP3_112_AK1	AK1	FMC HPC DP4 C2M P	16
MGTXN3_112_AK2	AK2	FMC HPC DP4 C2M N	16
MGTRXP3_112_AJ3	AJ3	FMC HPC DP4 M2C P	16
MGTRXN3_112_AJ4	AJ4	FMC HPC DP4 M2C N	16
MGTRFCLKOP_112_AK6	AK6	FMC HPC GBTCLK1 M2C C P	10
MGTRFCLKON_112_AK5	AK5	FMC HPC GBTCLK1 M2C C N	10
MGTRFCLK1P_112_AH6	AH6	FMC HPC CLK3 M2C MGT	P10
MGTRFCLK1N_112_AH5	AH5	FMC HPC CLK3 M2C MGT	N10

DUT
BANK 114
6vlx240tfff1156

MGTXP0_114_Y1	Y1	PCIE_TX7_P	21
MGTXN0_114_Y2	Y2	PCIE_TX7_N	21
MGTRXP0_114_AA3	AA3	PCIE_RX7_P	21
MGTRXN0_114_AA4	AA4	PCIE_RX7_N	21
MGTXP1_114_V1	V1	PCIE_TX6_P	21
MGTXN1_114_V2	V2	PCIE_TX6_N	21
MGTRXP1_114_W3	W3	PCIE_RX6_P	21
MGTRXN1_114_W4	W4	PCIE_RX6_N	21
MGTXP2_114_T1	T1	PCIE_TX5_P	21
MGTXN2_114_T2	T2	PCIE_TX5_N	21
MGTRXP2_114_U3	U3	PCIE_RX5_P	21
MGTRXN2_114_U4	U4	PCIE_RX5_N	21
MGTXP3_114_P1	P1	PCIE_TX4_P	21
MGTXN3_114_P2	P2	PCIE_TX4_N	21
MGTRXP3_114_R3	R3	PCIE_RX4_P	21
MGTRXN3_114_R4	R4	PCIE_RX4_N	21
MGTRFCLKOP_114_V6	V6	PCIE_250M_MGT1_P	22
MGTRFCLKON_114_V5	V5	PCIE_250M_MGT1_N	22
MGTRFCLK1P_114_T6	T6	NC	
MGTRFCLK1N_114_T5	T5	NC	

DUT
BANK 116
6vlx240tfff1156

MGTXP0_116_D1	D1	FMC LPC DP0 C2M P	20
MGTXN0_116_D2	D2	FMC LPC DP0 C2M N	20
MGTRXP0_116_G3	G3	FMC LPC DP0 M2C P	20
MGTRXN0_116_G4	G4	FMC LPC DP0 M2C N	20
MGTXP1_116_C3	C3	SFP_TX_P	23
MGTXN1_116_C4	C4	SFP_TX_N	23
MGTRXP1_116_E3	E3	SFP_RX_P	23
MGTRXN1_116_E4	E4	SFP_RX_N	23
MGTXP2_116_B1	B1	SMA_TX_P	30
MGTXN2_116_B2	B2	SMA_TX_N	30
MGTRXP2_116_D5	D5	SMA_RX_P	30
MGTRXN2_116_D6	D6	SMA_RX_N	30
MGTXP3_116_A3	A3	SGMII_TX_P	24
MGTXN3_116_A4	A4	SGMII_TX_N	24
MGTRXP3_116_B5	B5	SGMII_RX_P	24
MGTRXN3_116_B6	B6	SGMII_RX_N	24
MGTRFCLKOP_116_H6	H6	SGMII_CLK_QO_P	30
MGTRFCLKON_116_H5	H5	SGMII_CLK_QO_N	30
MGTRFCLK1P_116_F6	F6	SMA_REFCLK_P	30
MGTRFCLK1N_116_F5	F5	SMA_REFCLK_N	30







LX240T ONLY

DUT
BANK 113
6vlx240tfff1156

MGTXP0_113_AH1	AH1	FMC HPC DP3 C2M P	16
MGTXN0_113_AH2	AH2	FMC HPC DP3 C2M N	16
MGTRXP0_113_AG3	AG3	FMC HPC DP3 M2C P	16
MGTRXN0_113_AG4	AG4	FMC HPC DP3 M2C N	16
MGTXP1_113_AF1	AF1	FMC HPC DP2 C2M P	16
MGTXN1_113_AF2	AF2	FMC HPC DP2 C2M N	16
MGTRXP1_113_AF5	AF5	FMC HPC DP2 M2C P	16
MGTRXN1_113_AF6	AF6	FMC HPC DP2 M2C N	16
MGTXP2_113_AD1	AD1	FMC HPC DP1 C2M P	16
MGTXN2_113_AD2	AD2	FMC HPC DP1 C2M N	16
MGTRXP2_113_AE3	AE3	FMC HPC DP1 M2C P	16
MGTRXN2_113_AE4	AE4	FMC HPC DP1 M2C N	16
MGTXP3_113_AB1	AB1	FMC HPC DP0 C2M P	16
MGTXN3_113_AB2	AB2	FMC HPC DP0 C2M N	16
MGTRXP3_113_AC3	AC3	FMC HPC DP0 M2C P	16
MGTRXN3_113_AC4	AC4	FMC HPC DP0 M2C N	16
MGTRFCLKOP_113_AD6	AD6	FMC HPC GBTCLK0 M2C C P	10
MGTRFCLKON_113_AD5	AD5	FMC HPC GBTCLK0 M2C C N	10
MGTRFCLK1P_113_AB6	AB6	FMC HPC CLK2 M2C MGT	P10
MGTRFCLK1N_113_AB5	AB5	FMC HPC CLK2 M2C MGT	N10

DUT
BANK 115
6vlx240tfff1156

MGTXP0_115_M1	M1	PCIE_TX3_P	21
MGTXN0_115_M2	M2	PCIE_TX3_N	21
MGTRXP0_115_N3	N3	PCIE_RX3_P	21
MGTRXN0_115_N4	N4	PCIE_RX3_N	21
MGTXP1_115_K1	K1	PCIE_TX2_P	21
MGTXN1_115_K2	K2	PCIE_TX2_N	21
MGTRXP1_115_L3	L3	PCIE_RX2_P	21
MGTRXN1_115_L4	L4	PCIE_RX2_N	21
MGTXP2_115_H1	H1	PCIE_TX1_P	21
MGTXN2_115_H2	H2	PCIE_TX1_N	21
MGTRXP2_115_K5	K5	PCIE_RX1_P	21
MGTRXN2_115_K6	K6	PCIE_RX1_N	21
MGTXP3_115_F1	F1	PCIE_TX0_P	21
MGTXN3_115_F2	F2	PCIE_TX0_N	21
MGTRXP3_115_J3	J3	PCIE_RX0_P	21
MGTRXN3_115_J4	J4	PCIE_RX0_N	21
MGTRFCLKOP_115_P6	P6	PCIE_100M_MGT0_P	22
MGTRFCLKON_115_P5	P5	PCIE_100M_MGT0_N	22
MGTRFCLK1P_115_M6	M6	FMC LPC GBTCLK0 M2C C P	10
MGTRFCLK1N_115_M5	M5	FMC LPC GBTCLK0 M2C C N	10
MGTRREFCAL_115_AP7	AP7		
MGTRREF_115_AN7	AN7		



FPGA MGT Banks









Title: FPGA MGT Banks
SCHEM, ROHS COMPLIANT
ML605

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311

Date: 9-17-2009_15:42 Ver: D

Sheet Size: B Rev: 04



Sheet 10 of 48 Drawn By BF




FPGA Power



Title: FPGA Power SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 11 of 48	Drawn By BF	



DUT
BANK GND
6v1x240t-ff1156







FPGA GND

Title: FPGA GND SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 12 of 48	Drawn By BF	

V-6 FF1156 DECOUPLING

PLACEMENT RULES

- 330uF, 100uF, 47uF, 33uF: Anywhere on board, but as close as possible to FPGA.
- 2.2uF: No more than 3" from periphery of FPGA, but as close as possible.
- 0.22uF: No more than 1" from periphery of FPGA, but as close as possible.




FPGA Decoupling



Title: FPGA Decoupling
SCHEM, ROHS COMPLIANT
ML605

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311


Date:	9-17-2009_15:42	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	14 of 48	Drawn By	BF




Silkscreen:
"DDR3 SO-DIMM"

DDR3 SO-DIMM



Title: DDR3 SO-DIMM SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 15 of 48	Drawn By BF	




ASP_134486_01




ASP_134486_01



ASP_134486_01




ASP_134486_01




ANSI/VITA 57.1-2008 Version 1.1
FMC HPC Header, Rows A, B, C, D




Title: FMC HPC Header SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 16 of 48	Drawn By BF	




ASP_134486_01



ASP_134486_01



ASP_134486_01




FMC Power Good


ANSI/VITA 57.1-2008 Version 1.1
FMC HPC Header, Rows E, F, G




Title: FMC HPC Header SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 17 of 48	Drawn By BF	



ASP_134486_01



ASP_134486_01



ASP_134486_01

ANSI/VITA 57.1-2008 Version 1.1
FMC HPC Header, Rows H, J, K



Title: FMC HPC Header, Rows H, J, K
SCHEM, ROHS COMPLIANT
ML605

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311

Date:	9-17-2009_15:42	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	18 of 48	Drawn By	BF

D

D

C


C

B

B

A





A



ANSI/VITA 57.1-2008 Version 1.1
 FMC HPC Header, GND



Title: FMC HPC Header SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 19 of 48	Drawn By BF	






ASP_134603_01

ASP_134603_01

ASP_134603_01

ASP_134603_01





ANSI/VITA 57.1-2008 Version 1.1
FMC LPC Connector



Title: FMC LPC Connector SCHEM, ROHS COMPLIANT SA605 EVALUATION PLATFORM		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 20 of 48	Drawn By BF	





P1



PCIe 8X Card Edge



Title: PCIe 8X Card Edge SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 21 of 48	Drawn By BF	




PCIe / MGT Clocking



Title: SCHEM, ROHS COMPLIANT, ASSY P/N: 0431540
 PCB P/N: 1280479
 PCIe / MGT CLOCKING SCH P/N: 0381311

Date: 9-24-2009_11:18	Ver: D
Sheet Size: B	Rev: 04
Sheet 22 of 48	Drawn By BF

SFP MODULE



SFP Cage




Title: SCHEM, ROHS COMPLIANT
SFP Cage

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311

Date: 9-24-2009_11:18 Ver: D

Sheet Size: B Rev: 04

Sheet 23 of 48 Drawn By BF



The PHY MDIP Pins below are Media Dependent Interface Pins (MDIP), and are all bidirectional pins.

Pin to Constant Mapping	
Pin	Bit [2:0]
VCC2V5	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
GND	000

Pin	Bit[2]	Bit[1]	Bit[0]	
CFG0	PHYADR[2]	PHYADR[1]	PHYADR[0]	111
CFG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]	000
CFG2	ANEG[3]	ANEG[2]	ANEG[1]	111
CFG3	ANEG[0]	ENA_XC	DIS_125	111
CFG4	HWCFG_MD[2]	HWCFG_MD[1]	HWCFG_MD[0]	111
CFG5	DIS_FC	DIS_SLEEP	HWCFG_MD[3]	111
CFG6	SEL_BDT	INT_POL	75/50 OHM	010

PHYAddr "0011". Don't advertise the PAUSE bit
 Auto-Neg en, advertise all caps; prefer slave. Auto crossover enabled. 125 CLK option disabled. GMII to Cu mode. Fiber/copper auto-detect disabled. Sleep mode disabled. MDC/MDIO selected. Active LOW interrupt 50ohm SERDES option.


10/100/1000 PHY

Title: 10/100/1000 PHY SCHEM, ROHS COMPLIANT ML605 EVALUATION PLATFORM


ASSY P/N: 0431540
 PCB P/N: 1280479
 SCH P/N: 0381311

Date: 9-24-2009_11:19 Ver: D
 Sheet Size: B Rev: 04
 Sheet **24** of **48** Drawn By BF

J66, J67 pins 1-2: GMII/MII to Cu
 J66, J67 pins 2-3: SGMII to Cu, no clk
 J66 pins 1-2, J68 ON: RGMII, modified MII in Cu



XCF128X-FTG64C




Platform Flash 128 Mb, Config DIPS




Title: Platform Flash 128 Mb, Config DIPS
 SCHEM, ROHS COMPLIANT
 ML605

ASSY P/N: 0431540
 PCB P/N: 1280479
 SCH P/N: 0381311

Date:	3-17-2010_8:28	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	25 of 48	Drawn By	BF



<Cap Value in nF> = (((<DELAY in S>) - (0.5*0.001)) * 175)





BPI FLASH










Title: BPI Flash SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 26 of 48	Drawn By BF	

Silkscreen:
"USB Peripheral 1"
USB MINI_B




Silkscreen:
"USB Host"



USB Controller



Title: USB Controller SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 27 of 48	Drawn By BF	



DVI_CONN


DVI VIDEO CONNECTOR




Title: SCHEM, ROHS COMPLIANT
 DVI VIDEO CONNECTOR

ASSY P/N: 0431540
 PCB P/N: 1280479
 SCH P/N: 0381311

Date:	9-17-2009_15:42	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	28 of 48	Drawn By	BF




IIC Address = 0x76




DVI CODEC




Title: SCHEM, ROHS COMPLIANT, DVI CODEC		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 29 of 48	Drawn By BF	



Ethernet SGMII Clock - 125MHz




Differential System Clock




Single Ended User Clock


MGT REFCLK




SMA MGT Connectors



USER SMA CLOCK











USER SMA GPIO



Clocks and MGTs

Title: Clocks and MGTs SCHEM, ROHS COMPLIANT ML605	ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 3-17-2010_8:28	Ver: D
Sheet Size: B	Rev: 04
Sheet 30 of 48	Drawn By BF









GPIO - Buttons, LEDs, Switches



Title: GPIO Buttons, LEDs, Switches,GPIO SCHEM, ROHS COMPLIANT ML605		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 3-25-2010_10:38	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 31 of 48	Drawn By BF	

3.3V to 2.5V Level Shifters



Misc - LCD, Level Shifters




Title: LCD, Level Shifters
SCHEM, ROHS COMPLIANT
ML605

ASSY P/N: 0431540
PCB P/N: 1280479
SCH P/N: 0381311

Date: 9-24-2009_11:19
Ver: D

Sheet Size: B
Rev: 04


Sheet **32** of **48**
Drawn By **BF**



SYSMON HEADER / AVDD VREFP SUPPLY / Battery



Title: SCHEM, ROHS COMPLIANT, SYSMON HEADER / AVDD VREFP SUPPLY / BATTERY		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 34 of 48	Drawn By: BF	




VCCxxx_EAP/N are remote sense pairs wired back from power plane connections at FPGA

PMBus Address is calculated as follows:
 PMBus Address = 12 x Value(ADDRSEN1) + Value(ADDRSEN0)
 Example: ADDRSEN1 R=27.4k and ADDRSEN0 R=27.4k
 PMBus Address = (12 x 4) + 4 = 52 decimal

ADDRSENx Value	RPMBus
Open	-
11	210k
10	158k
9	115k
8	84.5k
7	63.4k
6	47.5k
5	36.5k
4	27.4k
3	21.5k
2	16.9k
1	13.0k
0	10.2k
Short	-

Note:
 Do not use PMBus Addresses 0, 1, 2, 3, 12, 126 or 127




FPGA UCD9240 PMBus Controller



Title: SCHEM, ROHS COMPLIANT TI UCD9240 Power System		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-24-2009_11:19	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 35 of 48	Drawn By	BF

AGND should be a copper island underneath the 9240 and every associated module



FPGA PMBus Regulator Shutdown (shuts off regulators)



PTD08A020W 20A Max. Power Channel





Title: SCHEM, ROHS COMPLIANT PTD08A020W 20A Max. Power Channel		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 36 of 48	Drawn By BF	



PTD08A020W 20A Max. Power Channel



Title: SCHEM, ROHS COMPLIANT PTD08A020W 20A Max. Power Channel		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 37 of 48	Drawn By	BF




PTD08A010W 10A Max. Power Channel




Title:	SCHEM, ROHS COMPLIANT PTD08A010W 10A Max. Power Channel	ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
--------	--	---


Date:	9-17-2009_15:42	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	38 of 48	Drawn By	BF



UCD9420 Fan Circuit



System Monitor Fan Circuit




Route VAUX_CURR_R and VAUX_COMMON_R as a 100 ohm differential pair refer to the System Monitor User Guide

Route VAUX_VOLT_R and VAUX_COMMON_R as a 100 ohm differential pair refer to the System Monitor User Guide

12V Power Jacks, 12V Fan



Title: SCHEM, ROHS COMPLIANT TI UCD9240 Power System		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 10-14-2009_14:48	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 39 of 48	Drawn By BF	



VCCxxxx_EAP/N are remote sense pairs wired back from power plane connections at FPGA

PMBus Address is calculated as follows:

$$\text{PMBus Address} = 12 \times \text{Value}(\text{ADDRSEN1}) + \text{Value}(\text{ADDRSEN0})$$


Example: ADDRSEN1 R=27.4k and ADDRSEN0 R=27.4k

$$\text{PMBus Address} = (12 \times 4) + 4 = 52 \text{ decimal}$$

ADDRSENx Value	RPMBus
Open	-
11	210k
10	158k
9	115k
8	84.5k
7	63.4k
6	47.5k
5	36.5k
4	27.4k
3	21.5k
2	16.9k
1	13.0k
0	10.2k
Short	-

Note:

Do not use PMBus Addresses 0, 1, 2, 3, 12, 126 or 127





AGND should be a copper island underneath the 9240 and every associated module

FPGA UCD9240 PMBus Controller



Title: SCHEM, ROHS COMPLIANT TI UCD9240 Power System		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-24-2009_11:19	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 40 of 48	Drawn By BF	





PTD08A010W 10A Max. Power Channel



Title: SCHEM, ROHS COMPLIANT
 PTD08A010W 10A Max. Power Channel
 ASSY P/N: 0431540
 PCB P/N: 1280479
 SCH P/N: 0381311

Date:	9-17-2009_15:42	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	43 of 48	Drawn By	BF




PTD08A010W 10A Max. Power Channel







Title:	SCHEM, ROHS COMPLIANT PTD08A010W 10A Max. Power Channel	ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
--------	--	---

Date:	9-17-2009_15:42	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	44 of 48	Drawn By	BF






DDR3 Power Good

VCCINT_FPGA, VCCAUX Power Probe Channels



MGT Power Probe Channels




DDR3 Termination Regulator, power probes




Title: SCHEM, ROHS COMPLIANT DDR3 Termination Regulator		ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-17-2009_15:42	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 45 of 48	Drawn By BF	

USB CONNECTOR




6 PLACES



U26

PART_NUMBER=CY7C68013A
TQFP100

USB CONTROLLER




U22

PART_NUMBER=XC2C256

PARALLEL TO SERIAL CONVERTER

VQFP100



NOTE:
MAKE PARALLEL CONNECTIONS TO J1 (OPTION B) AT EACH OF THE NETS MARKED WITH A CIRCLE TO FACILITATE FASTER IN-CIRCUIT RE-PROGRAMMING OF THE CPLD DURING BOARD TEST. J1 DOES NOT NEED TO BE POPULATED DURING PRODUCTION, BUT THE ASSEMBLY FOOTPRINT IS RECOMMENDED FOR THE PWB LAYOUT.

TARGET INTERFACE CONNECTIONS	
FROM	TO JTAG
FXGA_TCK	TCK ALL DEVICES
FXGA_TMS	TMS ALL DEVICES
USB_HEADER_TDI	FIRST DEVICE TDI
JTAG_TDO	LAST DEVICE TDO
EMBEDDED_INIT	NO CONNECTION







3.3V INTERFACE TO LOCAL JTAG OR SLAVE-SERIAL DEVICE CHAIN. FOR LONG CHAINS OR TRACES, DISTRIBUTE EMBEDDED_TCK AND EMBEDDED_TMS WITH LVDS BUFFERS.

LEGEND:

















- (○) OPTIONAL NETS ROUTED IN PARALLEL TO LOCAL 2MM CABLE CONNECTOR J1.
- (●) COMPONENTS TO BE LOADED FOR THE PRODUCTION ASSEMBLY VERSION ONLY.
- (○) OPTIONAL COMPONENTS THAT SUPPORT DEBUG AND/OR DIAGNOSTICS.

Embedded USB JTAG: USB Controller, CPLD

Drawing Number: 0381242	
Date: 14-JUNE-2006	Ver: B
Sheet Size: D	Rev: 04
Sheet 46 of 48	Drawn By SCHMEIGLER



Drawing Number:		0381242	
Date:	14-JUNE-2006	Ver:	B
Sheet Size:	D	Rev:	04
Sheet	47 of 48	Drawn By	SCHWEIGLER



Mechanical Components

Title: SCHEM, ROHS COMPLIANT Mechanical Components	ASSY P/N: 0431540 PCB P/N: 1280479 SCH P/N: 0381311
Date: 9-24-2009_11:19	Ver: D
Sheet Size: B	Rev: 04
Sheet 48 of 48	Drawn By BF