Virtex-6 FPGA Connectivity Kit

Getting Started Guide

UG664 (v1.1) June 11, 2010





Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

© Copyright 2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.

Revision History

Date	Version	Revision
02/26/10	1.0	Initial Xilinx release.
06/11/10	1.1	Removed references to specific release numbers for the ISE Design Suite, where applicable. Replaced Figure 1, Figure 8, Figure 9, Figure 10, Figure 13, Figure 14, and Figure 15.
		Removed update DVD from Connectivity Kit Contents. Added "in loopback mode" to step b, page 17. Removed DDR3 from Raw Data Path bullet in step 2a on page 20. In step 2b on page 20, changed the minimum value of the range from 128 to 64 for the XAUI and Raw Data paths and changed the Raw Data path option to one Packet Size instead of a minimum and a maximum. In step 2c on page 21, indicated to click Start test . Added the note under Figure 14. Replaced the "ISE 11.1 Software Installation" and "ISE 11.4 Software Update Installation" sections with a link to the Installation, Licensing, and Release Notes document. In step 8, page 26, removed the ISE Design Suite release number from the path. In Modifying the Virtex-6 FPGA Targeted Reference Design, added the note on page 28. Changed the command in step 4c on page 28. Changed the names of the BIT and MCS files in step 5d on page 29. Removed "double-click" from the Windows based script in step 8c on page 30. Removed sentence about the command shell opening from step 8d on page 30. Added the Next Steps section.

The following table shows the revision history for this document.

Table of Contents

Revision History	2
Preface: About This Guide Additional Resources Additional Support	5 5
Virtex-6 FPGA Connectivity Kit	
Introduction	7
Connectivity Kit Contents What is Inside the Box What is Available Online	, 7 7 8
Getting Started with the Connectivity Targeted Reference Design Demo Board and Connectivity Targeted Reference Design Features Hardware Demonstration Setup Instructions	8 8 10
Evaluating the Virtex-6 FPGA Connectivity TRD	19
Installation and Licensing of ISE Design Suite	22 22
The Connectivity Design is Ready for Modification	27
Modifying the Virtex-6 FPGA Targeted Reference Design Hardware Modifications Test Setup Software Modifications	28 28 30 31
Next Stens	22
Connectivity TRD Modules	32 33 33
Multiport Virtual FIFO and Memory Controller Block	35 36
Software Device Driver and Software Application/GOT Files and Scripts	37 37 38 38
Getting Started with the Virtex-6 FPGA IBERT Reference Design	39
IBERT Hardware Demonstration Setup Instructions	39
Reference Design Files	50
Installation is Complete	50
Warranty	51



Preface

About This Guide

This Getting Started Guide describes the contents of the Virtex®-6 FPGA Connectivity Kit and provides instructions on how to start developing connectivity systems using Virtex-6 FPGAs.

Additional Resources

To find additional documentation, see the Xilinx website at:

http://www.xilinx.com/support/documentation/index.htm.

To search the Answer Database of silicon, software, and IP questions and answers, or to create a technical support WebCase, see the Xilinx website at:

http://www.xilinx.com/support.

Use this site for technical support regarding the installation and use of the product license file.

Additional Support

For questions regarding products within your Product Entitlement Account or if the email notification was received in error, send an email message to your regional Customer Service Representative:

- Canada, USA, and South America: <u>isscs_cases@xilinx.com</u>
- Europe, Middle East, and Africa: <u>eucases@xilinx.com</u>
- Asia Pacific including Japan: <u>apaccase@xilinx.com</u>



Virtex-6 FPGA Connectivity Kit

Introduction

The Virtex®-6 FPGA Connectivity Kit provides a comprehensive, high-performance Connectivity Development and Demonstration platform using the Virtex-6 family for high-bandwidth and high-performance applications in multiple market segments. The kit enables designing with common serial standards, such as PCI Express®, XAUI, and proprietary serial standards through the SMA interface.

Note: The screen captures in this document are conceptual representatives of their subjects and provide general information only. For the latest information, see the Xilinx® ISE® Design Suite.

Connectivity Kit Contents

This section describes the kit deliverables provided in the box and indicates what can be found on the Xilinx website.

What is Inside the Box

The kit consists of these elements:

- Virtex-6 LX240T FPGA-based ML605 Evaluation Board with:
 - One FMC Connectivity daughter card
 - One CX4 loopback module
 - Universal 12V power supply
 - Two USB A/Mini-B cables (used for download and debug)
 - One CompactFlash card (2 GB)
 - One DVI-to-VGA adapter
 - One Ethernet Cat5 cable
 - Four SMA cables
 - One SATA cable and one SATA loopback cable
- Xilinx ISE Design Suite DVD, including:
 - ISE FoundationTM software with ISE Simulator
 - PlanAheadTM Design and Analysis Tool
 - Embedded Development Kit (EDK)
 - Xilinx Platform Studio (XPS)
 - Software Development Kit (SDK)
 - ChipScopeTM Pro Tool

- One USB stick containing reference designs, documentation, and demos
- Operating System: Fedora 10 LiveCD
- Virtex-6 FPGA Connectivity Kit documentation:
 - Welcome letter
 - Hardware setup guide
 - This Getting Started Guide

What is Available Online

Refer to the Xilinx website for this information:

- License for ISE Design Suite: Embedded Edition
 - http://www.xilinx.com/getproduct
 - http://www.xilinx.com/tools/faq.htm
- Connectivity Kit home page with documentation and reference designs: <u>http://www.xilinx.com/v6connkit</u>

This home page provides information on:

- USB stick contents (the current version of the data on the USB stick is available here)
- Schematics, Gerber, and board bill of materials (BOM)
- Additional detailed documentation
- Technical Support

http://www.xilinx.com/support

Getting Started with the Connectivity Targeted Reference Design Demo

The Virtex-6 FPGA Connectivity Kit comes with a pre-built demonstration of the Virtex-6 FPGA Connectivity Targeted Reference Design (TRD) available on Platform Flash. The demo can be run before any additional tools are installed for an overview of the features of the ML605 Evaluation Board using a connectivity targeted reference design in the Virtex-6 LX240T FPGA.

Board and Connectivity Targeted Reference Design Features

The Virtex-6 FPGA Connectivity TRD (see Figure 1) demonstrates the main integrated components in a Virtex-6 FPGA. The Integrated Endpoint Block for PCI Express and GTX transceivers work together in an application with additional IP cores, such as a Northwest Logic Packet DMA engine for the PCI Express interface, XAUI LogiCORETM IP, and Memory Interface Generator (MIG) tool.



Figure 1: Block Diagram of the Virtex-6 FPGA Targeted Reference Design

The Virtex-6 FPGA Connectivity TRD features these components:

- Virtex-6 FPGA Integrated Block for PCI Express core configured as a 4-lane at 5 Gb/s or 8-lane at 2.5 Gb/s Endpoint for PCI Express, v2.0
- A performance monitor tracks the PCIe® data bandwidth through the transaction interface (TRN) utilization.
- Packet DMA for PCI Express from Northwest Logic, a multichannel DMA that:
 - Supports full-duplex operation with independent transmit and receive paths
 - Provides a packetized interface on the backend similar to LocalLink
 - Monitors data transfers in the receive and transmit directions
 - Provides a control plane interface to access user-defined registers
- Multiport Virtual FIFO
 - The Memory Interface Controller is delivered through the Virtex-6 FPGA Memory Interface Generator (MIG) tool.
 - The virtual FIFO is a highly efficient layer around the native interface of the Virtex-6 FPGA Memory Controller and an external DDR3 memory device.
- XAUI LogiCORE IP that utilizes serial I/O transceivers to provide a throughput of up to 10 Gb/s

XAUI TX and XAUI RX blocks align data as per the XGMII format.

• Control logic to interface between the DMA and the multiport Virtual FIFO.

- Software driver for a Linux platform:
 - Configures the hardware design parameters
 - Generates and consumes traffic
 - Provides a Graphical User Interface (GUI) to report status and performance statistics

Hardware Demonstration Setup Instructions

This section describes how to set up the hardware demonstration for the Virtex-6 FPGA Connectivity TRD. This demonstration outlines a bridging function between PCIe and XAUI protocols. It also provides accesses to an onboard DDR3 memory.

- 1. This equipment is needed to run the hardware demonstration:
 - Virtex-6 FPGA Connectivity Kit
 - PC system with a x8 PCIe slot on the motherboard, CD ROM drive, and a USB port
 - Monitor, keyboard, and mouse
 - Linux Operating System: Fedora 10 LiveCD
- 2. Run the alternate demonstration.

If there is no access to any of the equipment in step 1, refer to Getting Started with the Virtex-6 FPGA IBERT Reference Design, page 39 to alternately bring up the ML605 board included in the Virtex-6 FPGA Connectivity Kit. Otherwise, continue with the PCIe to XAUI protocol demonstration in step 3.

- 3. If the instructions in the Virtex-6 FPGA Connectivity Kit Hardware Setup Guide have already been completed to bring up the Virtex-6 FPGA Connectivity Kit, proceed to Evaluating the Virtex-6 FPGA Connectivity TRD, page 19; otherwise, continue to step 4.
- 4. Hardware Setup I: Board setup and configuration.

The ML605 board is shipped with the FMC Connectivity daughter card attached to the FMC_HPC connector (see Figure 2). To run the Connectivity TRD demonstration, you need to externally loop back the XAUI data through a CX4 loopback connector provided in the connectivity kit.

- a. Verify the switch settings are correct:
 - Switch S1: 1 = OFF, 2 = OFF, 3 = OFF, 4 = ON
 - Switch S2: 1 = ON, 2 = OFF, 3 = OFF, 4 = ON, 5 = ON, 6 = OFF
- b. Verify that Jumper J42 has pins 3-4 shorted.
- c. Plug in the CX4 loopback connector:
 - Remove the plastic pin protector.
 - Plug in the CX4 loopback connector on the FMC Connectivity daughter card's J2 connector (see Figure 3).



Figure 2: ML605 and FMC Connectivity Daughter Card



Figure 3: CX4 Connector

www.xilinx.com

- 5. Hardware Setup II: Connect the power connector:
 - a. Turn the PC system off.
 - b. Connect the 12V ATX power supply's available 4-pin disk-drive-type power connector of the PC system to the board (J25).

Caution! Using any power supply connector other than the 4-pin inline connector results in damage to the PC system and the ML605 board.

c. The power switch SW2 should be switched to the ON position (away from the bracket edge of the ML605 board) as shown in Figure 4.



UG664_04_022310

Figure 4: 12V ATX Power Supply Connector

- 6. Hardware Setup III: Insert the ML605 board into an empty PCIe slot:
 - a. Identify a x8 or a x16 PCIe slot on the PC motherboard.
 - b. Insert the ML605 board with FMC daughter card and CX4 loopback module in the PCIe slot through the PCIe x8 edge connector.
 - c. Turn the PC power ON. On power-up, the connectivity targeted reference design for PCIe to XAUI is loaded from the Platform Flash.



UG664_05_011610

Figure 5: Insert the ML605 Board into the PCIe Slot

- 7. Configure the desktop PC to boot from the CD ROM:
 - a. Power the PC system on and watch the initial BIOS screen for a prompt that indicates which key to use for either:
 - A boot menu or
 - The BIOS setup utility
 - b. If such a prompt is not visible, refer to the manufacturer's documentation for the PC system. On many systems, the required key is F12, F2, F1, or Delete.
 - c. Adjust the boot menu or BIOS boot order settings to make sure that the CD ROM is the first drive in the boot order.
 - d. Eject the CD ROM bay and insert Fedora 10 LiveCD.
 - e. Save changes and exit the boot menu or BIOS setup.
 - f. The PC system will boot from the CD ROM.

- 8. Boot Fedora 10 LiveCD and automatically log in:
 - a. The images in Figure 6 are displayed on power up. Wait two to three minutes, depending on the system configuration.
 - b. Click Login to enter. Wait one to two minutes, depending on the system configuration.



Figure 6: Fedora Screens

- 9. Copy the contents of the USB flash drive:
 - a. The reference design files are provided on the USB flash drive delivered with the connectivity kit.
 - b. Insert the USB flash drive into a USB connector of the PC system.
 - c. Wait for the Fedora 10 operating system to mount the USB flash. When the flash is mounted, an icon pops up on the desktop.
 - d. Double-click the USB flash drive icon and copy the v6_pcie_10Gdma_ddr3_xaui folder into the liveuser's home folder directory.
 - e. Unmount the USB flash. Right-click on the USB flash drive icon and select **Unmount Volume**.

- 10. Load the driver and launch the Performance Monitor application:
 - a. Navigate to the v6_pcie_10Gdma_ddr3_xaui folder.
 - b. Double-click **v6_trd_quickstart** to build the kernel objects, load the device driver, and launch the Performance Monitor application.
 - c. A window prompt appears as shown in Figure 7. Click **Run in Terminal** to proceed.



Figure 7: Load Driver and Launch Performance Monitor Application

- 11. Performance Monitor Application: Verify the board status.
 - a. Click on the **System Status** tab to verify the status of the ML605 board and the PCIe link (see Figure 8):
 - Link Status: Up

This confirms that the PCIe link is up and a PCIe connection is established between the Virtex-6 FPGA Endpoint for PCI Express and the PC motherboard chipset.

- Link Speed: 5.0 Gbps

This confirms that the PCIe link is operating at line rate speeds per PCI Express, v2.0.

- Link Width: x4

This confirms that the PCIe link is trained as a x4 link.

-		×	ilinx Perfor	mance & Stat	us Monitor			
IRTEX 🗳								E XILIN
	XAUI Path: Enal	ble Internal GT	Loopback 🗆	Min Packet Size	64 Max F	acket Size 16384	Start Test	
R	aw Data Path: En	able TX->RX L	oopback 📝	Packet Size	32768		Start Test	
		Enable TX Ch	ecker 🔲					
load Statistics S	ystem Status PC	De Statistics						
	are Chabur							
XAUI Path:	Transm	nit I	Acceive	R	w Data Path:	Transmit	Recei	ve
Throughput (Gbp	os) [b.000	0.000		Thro	ughput (Gbps)	0.000	0.000	
DMA Active Time	(ns 100000000	0 10000	000000	DMA	Active Time (ns	100000000	10000000	00
DMA Wait Time (ns) 100000000	0 4		DMA	Wait Time (ns)	1000000000	4	1
BD Errors	0	0			BD Errors	0	0	1
BD Short Error	s 0	n/a		BC	Short Errors	0	n/a	
# SW BDs	1999	1999			# SW BDs	1999	1999	
# SW Buffers	2000	2000			SW Buffers	2000	2000	
Interr	upts Enabled				Interrupt	s Enabled		
Int G	Г Соорбаск							
PCIe Transmit (w	rites) (Gbps)	000						
	ads) (Gbps) 0.	000						
PCIe Receive (re		and a second		1	Customic Island	These Constrail Crowd		
PCIe Receive (re	at Statue				SYSTEM S DUR	FILW CURLEUT CIPLE	LS .	
PCIe Receive (re PCIe Endpoi	nt Status	Vendor ID	0x1000	Po	sted Header	20 Post	ted Data	127
PCIe Receive (re PCIe Endpoi Link Status Link Speed	nt Status Up	Vendor ID	0x10ee	Po	sted Header	29 Pos	ted Data	127
PCIe Receive (re PCIe Endpoi Link Status Link Speed Link Width	Up 5 Gbps	Vendor ID Device ID MPS (bytes)	0x10ee 0x6042	Po Non-	sted Header Posted Header	29 Pos 29 Non-P	ted Data 1 osted Data 0	0
PCIe Receive (re PCIe Endpoi Link Status Link Speed Link Width	nt Status Up 5 Gbps x4	Vendor ID Device ID MPS (bytes) MRRS (bytes)	0x10ee 0x6042 128 512	Po Non- Com	sted Header Posted Header pletion Header	29 Pos 29 Non-P 0 Comp	ted Data osted Data letion Data	127 D

UG664_08_052710

Figure 8: Verify Board Status in the Performance Monitor

- 12. Performance Monitor Application: Start the data traffic.
 - a. To enable the XAUI datapath, click **Start Test** as shown in Figure 9.

This enables the driver to start generating the data traffic for the DMA channel connected to the XAUI path.

b. To enable the raw datapath in loopback mode, click **Start Test** as shown in Figure 9.

~	UI Path: 1	Enable Inter	nal GT Loo	opback 🗆	Min Packet Siz	e 64 Ma	x Pac	ket Size 16384	Start Tes	t .
Raw	Data Path:	Enable TX	->RX Loop	back 🗹	Packet Size	32768			Start Tes	t
			TX Check						Second Co	
yload Statistics Syst	em Status	PCIe Statis	stics							
DMA & Software	Status	nemit	Bec	aiva		aw Data Path		Transmit	Red	oive
Throughput (Gbps)	b 000		0.000	cive	Thr	oughput (Gbg	s) 0	000	0.000	cente
DMA Active Time (ns	1000000	0000	1000000	000	DM	A Active Time	(ns 1	000000000	1000000	0000
DMA Wait Time (ns)	1000000	0000	4		DM	A Wait Time (r	ns) 1	000000000	4	
BD Errors	0		0			BD Errors	0	1	0	
BD Short Errors	0		n/a		B	D Short Error	s 0	l .	n/a	
# SW BDs	1999		1999			# SW BDs	1	999	1999	
# SW Buffers	2000		2000		1	# SW Buffers	2	000	2000	
Interrupt	s Enabled	-				Interro	upts E	nabled		
int GT D	оорваск									
PCIe Transmit (write	s) (Gbps)	0.000								
PCIe Receive (read	s) (Gbps)	0.000								
					101 2013					
PCIe Endpoint S	status	Vond	or ID	0.10	Hos	t System's Ini	bal H	ow Control Cred	its tod Data	
Link Speed	Up 5 Chos	Devi	or ID	0x10ee	Nor	Posted Header	lor 2	9 Non-F	Posted Data	127
Link Width	y4	MPS (H	utes)	128	Con	moletion Head	ler 0	Gome Come	letion Data	0
Internunts	Legacy	MRRS (hytes)	512		inpredon medic		Comp	nedon Data	<u> </u>
meenspes	reduch		a jeco,							

Figure 9: Start Data Traffic from the Performance Monitor

- 13. Performance Monitor Application: In the dialog box shown in Figure 10, verify data throughput and error-free operation:
 - a. Verify the PCIe throughput.
 - b. Verify the DMA channel throughput for the XAUI path.
 - c. Verify the DMA channel throughput for the raw datapath.
 - d. Verify there are no buffer descriptor errors for error-free operation.

	XAUI Path:	Enable Interna	l GT Loopback	Min Packet S	ize 64	Max Packet Size	16384	Stop Te	st
Ra	w Data Path:	Enable TX->	RX Loopback	Packet Size	32768			Stop Te	st
		Enable T)						200	_
		Enable RX							
ad Statistics	System State	PCIe Statis	tics						
DMA E. Softu	are Statur								
XAUI Path:	Trar	smit	Receive	В	aw Data Pa	th: Trans	nit	Rec	eive
hroughput (Gb	ps) 4.669	4.6	71	Th	roughput (G	bps) 4.855		4.856	
MA ACLIVE TIM	e (ns 1000000	000 100	0000000	UM	A ACLIVE TIT	ie (ns 100000000	0	10000000	000
MA Wait Time	(ns) 4	4		DM	IA Wait Time	e (ns) 4		4	
BD Errors	0	0			BD Errors	0		0	
BD Short Erro	rs 0	n/a		E	SD Short Em	ors 0		n/a	
A DESCRIPTION OF THE OWNER OWNER OF THE OWNER OWNER OF THE OWNER OF THE OWNER	and the second se			-					
# SW Buffers	2000	19:	10	1 -	# SW BUS	1999		2000	
# SW BDS # SW Buffers Inter	2000 2000 Tupts Enabled	200	99)U	3	# SW BUS # SW Buffer Inte	rs 2000 rrupts Enabled		1999 2000	
# SW BDS # SW Buffers Inten Inten	2000 upts Enabled GT Loopback	200	00		# SW BDS # SW Buffer Inte	rs 2000 mupts Enabled	J	1999 2000	
# SW Buffers Inten	2000 upts Enabled GT Loopback	200	99		# SW BUSS # SW Buffer Inte	rs 2000 rrupts Enabled]	2000	
# SW Buffers Inten Inten Cle Transmit (2000 upts Enabled GT Loopback writes) (Gbps)	10.602	99 00		# SW Buffer # SW Buffer Inte	rs 2000 rrupts Enabled	L L	1999 2000	
# SW Buffers Inten Int of Cle Transmit (PCle Receive (I	2000 22000 Tupts Enabled GT Loopback writes) (Gbps) reads) (Gbps)	19: 200 10.602 10.887	99 00		# SW Buffer # SW Buffer Inte	1999 rs 2000 mupts Enabled]	2000	
# SW BUF # SW Buffers Inten Int (Cle Transmit (PCIe Receive (I PCIe Endpoi	2000 2000 upts Enabled GT Loopback writes) (Gbps) reads) (Gbps) nt Status	19: 200 10.602 10.887	00	Hos	# SW Buffer Inte	rs 2000 rrupts Enabled I	ol Credits	2000	
# SW BUF # SW Buffers Inten Inte Cle Transmit (PCIe Receive (I PCIe Endpoi Link Status	2000 upts Enabled GT Loopback writes) (Gbps) reads) (Gbps) nt Status Up	10.602 10.887 Vendor II	D 0x10ee	Hos	# SW Buffer Inte	rs 2000 rrupts Enabled 1 Initial Flow Contr	ol Credits Poster	2000 2000	432
# SW BUS # SW Buffers Inten Cle Transmit (Cle Receive (I PCle Endpoi Link Status Link Speed	2000 upts Enabled ST Loopback writes) (Gbps) reads) (Gbps) nt Status Up S Gbps	10.602 10.887 Vendor II Device II	D 0x10ee 0 0x6042	Hos	# SW Buffer Inte st System's Posted Head n-Posted Head	IS 2000 rrupts Enabled L	ol Credits Poster Non-Pos	2000 2000 d Data ted Data	432 16
# SW BDS # SW Buffers Inten Inter Cle Transmit (Cle Transmit (PCle Endpoi Link Status Link Speed Link Width	2000 upts Enabled GT Loopback writes) (Gbps) reads) (Gbps) nt Status Up 5 Gbps X4	10.602 10.887 Vendor II Device II MP5 (byte	D 0x10ec D 0x6042 ss) 256	Hos	# SW Buffer Inte St System's Posted Head n-Posted Head mpletion He	Initial Flow Contr lefer 96 ader 96 ader 0	ol Credits Postec Non-Posi Complet	2000 2000 d Data ted Data tion Data	432 16 0

Figure 10: Verify Error-Free Operation in the Performance Monitor

Congratulations! The Virtex-6 FPGA Connectivity Kit is now set up. The pre-built connectivity targeted reference design demonstration has been tested, using the built-in block for PCI Express (4-lane 5 GT/s configuration for PCI Express, v2.0), XAUI LogiCORE IP module, a Virtual FIFO memory controller that interfaces to the onboard DDR3 SODIMM device, and a third-party DMA controller for PCI Express.

Evaluating the Virtex-6 FPGA Connectivity TRD

The Virtex-6 FPGA Connectivity TRD provides a Performance and Status monitor application and GUI. The application enables customers to evaluate different system parameter optimizations. This section demonstrates key performance criteria for the PCI Express, XAUI, and Raw Data Path (Memory) interfaces.

To evaluate the Virtex-6 FPGA Connectivity TRD:

- 1. Launch the Performance Monitor for the Virtex-6 FPGA Connectivity TRD:
 - a. Navigate to the v6_pcie_10Gdma_ddr3_xaui folder.
 - b. Double-click **v6_trd_quickstart** to launch the Performance Monitor and Status GUI.



Figure 11: Launch the Performance Monitor and Status GUI

c. A window prompt appears as shown in Figure 12. Click **Run in Terminal** to proceed.



Figure 12: Run v6_trd_quickstart

- 2. Set up the test in the Performance Monitor:
 - a. Two Data Transmission options are provided:
 - XAUI Path
 - Raw Data Path
 - b. These Packet Size options are provided:
 - XAUI Path
 - Minimum Packet Size: Choose a value between 64 16384
 - Maximum Packet Size: Choose a value between 64 16384
 - Raw Data Path

Packet Size: Choose a value between 64 - 16384

- 3. Execute the test and view payload statistics in Performance Monitor:
 - a. Click **Start Test** to start the performance test.
 - b. View the payload statistics to review data transfers on the XAUI Path and Raw Data Path channels of the DMA engine (see Figure 13).



Figure 13: Payload Statistics

20

c. Modify the Packet Size parameters for the XAUI Path and Raw Data Path transfers (see Figure 14) and click **Start test**. Then view the payload statistics to review data transfers on the XAUI Path and Raw Data Path channels of the DMA engine.



Figure 14: Packet Size Field in the Payload Statistics Tab

Note: For packet sizes equal to 64 or 128 bytes, the throughput is reduced and might not be visible on the Payload Statistics tab. The exact values can be viewed on the System Status tab.

4. View the PCIe statistics in Performance Monitor (see Figure 15). Click **PCIe Statistics** to view data transfer numbers on the PCIe interface.



Figure 15: PCIe Statistics in the Performance Monitor

Congratulations! The system performance of the Virtex-6 FPGA Connectivity Kit has been evaluated using the pre-built demonstration design. This design includes the built-in integrated block for PCI Express (4-lane, 5 GT/s configuration for PCI Express v2.0), XAUI LogiCORE IP, a Virtual FIFO memory controller designed to interface to the onboard DDR3 SODIMM device, and a third-party DMA controller for PCI Express.

Installation and Licensing of ISE Design Suite

This Virtex-6 FPGA Connectivity Kit comes with an entitlement to a full seat of the ISE Design Suite: Embedded Edition that is device locked to a Virtex-6 LX240T FPGA. This software can be installed from the DVD or the Web installer can be downloaded from http://www.xilinx.com/support/download/index.htm.

For detailed information on licensing and installation, refer to UG631, *ISE Design Suite: Installation, Licensing, and Release Notes*, located on the Xilinx documentation site at http://www.xilinx.com/support/documentation.

Downloading and Installing Tool Licenses

 Visit the Xilinx software registration and entitlement site at <u>http://www.xilinx.com/getproduct</u> to access the Xilinx product download and licensing site (Figure 16).

<))- C ×	🏠 🚯 🕈 🕈	//secure.xilinx.com/webreg/k	gin.do?goto=https%3A%2F%2Fsecure.xilinx.com% 🏠 🔹 🚺	🔹 Google 🖉 🔎
Most Visited 📄 Getting	Started 脑 Latest Headlines 陀	Gmail - Inbox (1040) 🤇	🛿 My Yahoo! 📑 Facebook Home 🚞 Xilinx 🚞 Investments 🌘	🚞 Jimbo 🏌 b4-f2-conf-rm
C Registration - Sign I	ín ÷			
E XILIN>	ζ.	Sign in Lar	guage * Documentation Downloads Contact Us enter keywords Advanced Search	
Product & Services	Technology Solutions	Market Solutions	Support Buy Online About Xilinx	
			1852 ¥557	
New in the Mil	in Developed D			
sian in to XII	Inx Product Dov	whioad and L	icensina Site	
sign in to XII	Inx Product Dov	whicad and L	icensing Site	
user ID	Your UserID here>	whioad and L	Don't have a Xilinx account yet?	
User ID <	Your UserID here>		Censing Site Don't have a Xilinx account yet? Choose to receive important news and product information	
User ID Password	Your UserID here>	whicad and L	Censing Site Oori have a Xilinx account yet? Choose to receive important news and product information Gain access to special content Personalize your web experience on	
User ID < Password F	ITX Product Dov	whioad and L	Coensing Site Don't have a Xilinx account yet? Choose to receive important news and product information Gain access to special content Dersonalize your web experience on Xilinx.com	
User ID Password E	ITX Product Dov	whioad and L	Coensing Site Don't have a Xilinx account yet? Choose to receive important news and product information Guina access to special content Personalize your web experience on Xilinx com Create Account	
User ID Password E	INX Product Dov	whioad and L	Consigned Site Don't have a Xilinx account yet? Choose to receive important news and product information Our access to special content Our access to special content Personalize your web appresence on Xilinx com Create Account	
Vser ID Password E	In Product Dov		Consisting Sites Durt have a Xilinx account yet? Consist information solution framework Consist information solution so	
User ID Password E	IN PRODUCT DA	winioad and L	Consisting Site Dur have a Xilina account yet?	
User ID Password E	In Product Dov	Execk Legal Privacy 4 Cooperant 2000 Actions	Comparing Site Durt have a Xilinx account yet? Choose to receive important news and product information Gain acces to aperiation to new aperiance on all sites of the second se	

Figure 16: Sign In to Xilinx Product Download and Licensing Site

2. Log in to an existing account or create a new account, if needed.

Note: The user name and password are provided in an email sent when the kit was ordered. If this e-mail is unavailable, contact Xilinx customer service for access to the account at http://www.xilinx.com/support/techsup/tappinfo.htm.

- 3. After logging in, verify the shipping address, if prompted. Click **Next** after the shipping address has been verified or updated.
- 4. Check the **ISE Design Suite Embedded Virtex-6 LX240T Device Locked Edition** product box and click **Generate Node-Locked License** as shown in Figure 17.

Home : Support : Product	Download and Licensing						
Product Download and Lic	ensing			Looking	to register 1	1 or corlier co	Ruara producto ?
				LUUKINg	to register in	on or earlier so	() Help
1. Downlyad Software	2. Software Updates	3. Create New L	icenses	4. Manage Lice	nses		
Create a New License Create a new license file	File	selections from the	atable below	?			
Product			Туре	License	Available Seats	Status	Subscription End Date
ISE Design Suite: Err	nbedded Virtex-6 LX240T [)evice Locked Editio	Full	Node	1/1	Current	31 Jul 2010
Click <u>here</u> to add <i>Ev</i>	aluation and No Charge co	res to product table	II 				
Create a new license file Product ISE Design Suite: En Click here to add <i>Ev</i> Generate Node-Locked	by making your product bedded Virtex-6 LX240T I <i>aluation</i> and <i>No Charge</i> co License	selections from the Device Locked Editio	Type Full	? License Node	Available Seats 1/1	Status Current	Subscription End Date 31 Jul 2010

UG664_30_011710

Figure 17: Xilinx Entitlement Center

www.xilinx.com

5. Follow the instructions to generate the license by providing the Host OS information and Host ID (Disk Serial number or Ethernet MAC address) as shown in Figure 18. Click **Next**.

Note: Laptop users might want to select their Disk ID or Wireless Ethernet card Host ID. Laptops on docking stations might have three Ethernet Host IDs from which to choose. If a docking station Host ID is selected, then the license is available only when docked. It is best to avoid the Host ID of the RJ45 Ethernet connection on laptop computers, because some Ethernet adapters power down when not plugged into the network. To select an Ethernet adapter, it is best to select the wireless card.

Product Selections *	Produc	t	Туре	Available -	Subscription End Date	Requeste Seats
	V ISE Des	sign Suite: Embedded Virtex-6	Full	1/1	31 Jul 2010	1
2 SYSTEM I	NFORMATIO	N	/	/		
License		Node	<u></u>			
Host ID * ?		Your Host>Windows 32-bit	- Disk - 10635	i6ab 🔹		

Figure 18: Selecting the Host ID

6. Review the license request as shown in Figure 19 and click Next.

Product		Subscription End Date	Available Seats	Requested Seats	
ISE Design Suite:	Embedded Virtex-6 LX240T Device	31 Jul 2010	1/1	1	
System Informat	ion				_
License	Node				
Host ID	566356ab				

Figure 19: Reviewing the License Request

7. The generated license is e-mailed to the user in an e-mail similar to the one shown in Figure 20.



Figure 20: Xilinx License Notification E-mail

8. Start the Xilinx License Manager (Start \rightarrow Programs \rightarrow ISE Design Suite \rightarrow Manage Xilinx Licenses) and click Copy License to install the license on the computer.

Acquire a Licer	Mar	ane Viliov I	icenses				
Instructions: button to co	Xilinx appli py a license e	tations auto file into thi	omatically det s directory.	ect valid, node	e-locked license	es (*.lic) re	siding in the local .XIInx directory. Use the Copy License
To point to a users will nee 1234@serve XILINXD LIC	floating ser ed to make r:/usr/local, ENSE FILE	ver license these settir IflexIm (Linu	, or to point t ngs outside of ux)	o license files i this applicatio	n locations oth n.) Examples:	her than .Xi : 1234@ser	linx, set one of the environment variables below. (Linux ver;C:\licensest\kilmx.lic (Windows) or Set
LM_LICENSE	FILE						
Feature 👻	S/W or IP Core	Version Limit	Expiration Date	License Type	Count	Licenses In Use	Information
XC6SLX4ST	s/w	2010.09	Permanent	Nodelocked	Uncounted		timbo@xilinx.com.XC65LX45T.software.permanent. 17.
Local System Hostname: Network Inte C: Drive Seri FLEXID Dong	n Informatio erface Card ial Number: gle ID:	n (NIC) ID:	×sjjimbo3 0015c5cc85c 906356ab	8,0019d200b1	.cc,001641b5/	971	
About)						Refresh Close

Figure 21: Manage Xilinx License Tab

9. Navigate to the Xilinx.lic file location and select it (see Figure 22).

Look in:	🞯 Desktop		•	¢= 💼 1	* 📰 •	
My Recent Documents Desktop My Documents	My Documen My Compute My Network Remote Acce SAW Global R Admin Help T DivX Movies Xilinx.lic	ts Places ss Tools edirect ools IC File odified: 11/9/2009 11:01 AM 98 KB				
My Network	File <u>n</u> ame:	Xilinx.lic		-	•	<u>O</u> pen
Places						

Figure 22: Select the xilinx.lic File

10. The ISE software license has been successfully installed. Click **OK** on the Success Dialog (Figure 23) and close the Xilinx License Configuration Manager.



Figure 23: License Installation Successful

Congratulations! The ISE Design Suite tools are now installed and the licenses are set up for the Embedded Edition of the tools.

For detailed information on licensing and installation, refer to UG631, *ISE Design Suite: Installation, Licensing, and Release Notes,* located on the Xilinx documentation site at http://www.xilinx.com/support/documentation.

The Connectivity Design is Ready for Modification

Now that the FPGA-based connectivity demonstration has been set up and evaluated and the ISE Design Suite Logic plus Embedded Edition is completely installed, the connectivity design for the Virtex-6 LX240T FPGA can be modified. This step enables the designer to understand the simplified flow of the Xilinx tools and design methodologies as they apply to the Virtex-6 FPGA Connectivity Kit and the Virtex-6 FPGA Connectivity Targeted Reference Design.

Modifying the Virtex-6 FPGA Targeted Reference Design

This section describes how to modify the design:

- Hardware and RTL modifications
 - **Note:** Before running any command line scripts, refer to the "Platform Specific Instructions" section in UG631, *ISE Design Suite: Installation, Licensing, and Release Notes* (<u>http://www.xilinx.com/support/documentation</u>) to learn how to set the appropriate environment variables for the operating system. All scripts mentioned in this document assume the XILINX environment variables are set.
- Software and driver modifications

Hardware Modifications

This section describes how the hardware is modified. This exercise modifies the PCI Express vendor ID.

To make RTL design changes and implement the design, follow these steps:

- 1. Use the PC system or laptop on which the Xilinx design tools were installed.
- 2. Copy the contents of the included USB stick into a local directory on this machine.
- 3. Make design changes:
 - a. Navigate to the v6_pcie_10Gdma_ddr3_xaui/design/source/ directory.
 - b. Edit the v6_pcie_10Gdma_ddr3_xaui.v file.
 - c. Search for this string: *VENDOR_ID*.
 - d. Change the alphanumeric value 10EE on this line to the vendor ID assigned to the user's company by PCI-SIG (e.g., the vendor ID for Xilinx is 10EE). Change this value to 19AA.
 - e. Save changes and exit.
- 4. Generate the MIG IP core required for the Targeted Reference Design with the appropriate configuration:
 - a. Open a command or a terminal window.
 - b. Navigate to the v6_pcie_10Gdma_ddr3_xaui/design/ip_cores/mig directory.
 - c. Execute this command at the command line:

```
$ coregen -b mig_v3_4.xco -p coregen.cgc
```

Wait for this command to complete before proceeding.

- 5. Build and implement the design:
 - a. Open a terminal window.
 - b. Navigate to the v6_pcie_10Gdma_ddr3_xaui/design/implement/ directory.
 - c. Follow the implementation flow steps depending on the operating system:
 - For Linux: Execute this command on the command line:
 - \$ source implement.sh x4 gen2
 - For Windows: Execute this command on the command line:
 - \$ implement.bat -lanemode x4gen2

- d. After successful implementation of the design, a results folder with these FPGA programming files is generated:
 - FPGA programming bit file: <filename>.bit (in this case, it is v6_pcie_10Gdma_ddr3_xaui.bit)
 - SPI x4 flash programming MCS file: <filename>.mcs (in this case, it is ML605.mcs)
- 6. Program the FPGA:
 - a. If the ML605 board is still plugged into the PC system, shut down the PC system and remove the ML605 board.
 - b. To program the FPGA using Platform Flash, refer to the jumper settings detailed in step 4 of Hardware Demonstration Setup Instructions, page 10.
 - c. For all other ML605 switch and jumper settings, keep them at the factory default configuration as indicated in <u>UG534</u>, *ML605 Hardware User Guide*.
- 7. Set up the board:
 - a. Connect the mini USB cable to the USB-JTAG connector as shown in Figure 24. The other end of the USB cable is connected to the PC system or laptop on which the Xilinx design tools were installed.
 - b. Power off the ML605 board (the power switch should be towards the bracket edge). Use the included wall power adapter to provide 12V power to the 6-pin connector. Power on the ML605 board.



UG664_37_011610

Figure 24: Setting Up the Board

- 8. Program the onboard Platform Flash:
 - a. Open a terminal window.
 - b. Navigate to the v6_pcie_10Gdma_ddr3_xaui/design/implement/ results_x4_gen2_240t directory.
 - c. Execute the FPGA programming script at the command prompt. This operation takes approximately 600 to 800 seconds to complete.
 - \$ impact -batch ml605program.cmd (for Linux based machines)
 - \$ ml605program.bat (for Windows based machines)
 - d. After successful completion, the Programmed successfully message should appear.



UG664_38_011610

Figure 25: Programming Was Successful

e. Turn off the power switch and remove the power connector.

www.xilinx.com

f. Carefully remove the mini USB cable.

The Virtex-6 FPGA Connectivity TRD is now modified and programmed into the Platform Flash and will automatically configure at power up.

Test Setup

Follow step 1 through step 8 in Hardware Demonstration Setup Instructions, page 10 to insert the board in the PC system and configure the FPGA with the design changes that were implemented.

Software Modifications

This section describes how to modify the software. This exercise modifies the PCI Express vendor ID.

To make software design changes, follow these steps:

- 1. Use the PC system on which the ML605 evaluation board is installed.
- 2. Copy the contents of the included USB stick into a local directory on this machine:
 - a. Navigate to the v6_pcie_10Gdma_ddr3_xaui/driver/xdma/ directory.
 - b. Edit the xdma_base.c file.
 - c. Search for this string: #define PCI_VENDOR_ID_DMA.
 - Change the alphanumeric value 10EE found on this line, with the vendor ID assigned to the user's company by PCI-SIG (e.g., the vendor ID for Xilinx is 10EE). Change this value to 19AA.
 - Save the changes and exit.
- 3. Load the driver and launch the Performance Monitor application:
 - a. Navigate to the v6_pcie_dma_ddr3_xaui folder.
 - b. Double-click v6_trd_quickstart.

This step builds kernel objects, loads the device driver, and launches the Performance Monitor application.

- c. Click Run in Terminal to proceed.
- 4. Follow step 11, page 16 through step 13, page 18 in Hardware Demonstration Setup Instructions to completely verify the modified settings.
- 5. Follow step 1, page 19 through step 4, page 22 in Evaluating the Virtex-6 FPGA Connectivity TRD to evaluate the performance for the modified design.
- 6. Review the system status.

Click System Status to review:

- PCIe link status, Vendor ID, and Device ID information.
- The vendor ID status displayed on this screen. It should be equal to 19AA, corresponding to the hardware change that was performed.

Congratulations! The Virtex-6 FPGA Connectivity Kit using the connectivity TRD has been fully set up, and the system performance has been evaluated. The Xilinx design flow has been reviewed for modifying the connectivity TRD. This design includes the built-in integrated block for PCI Express (4-lane, 5 GT/s configuration for PCI Express v2.0), XAUI LogiCORE IP, a Virtual FIFO memory controller designed to interface to the onboard DDR3 SODIMM device, and a third-party DMA controller for PCI Express.

Connectivity TRD Modules

This section outlines the correlation between the design modules and corresponding design source files for the various blocks of the design. Refer to Figure 1, page 9 for the detailed block diagram of the Virtex-6 FPGA Connectivity TRD. Table 1 shows the design file organization per module.

Module Name	Source Files/Directories	LogiCORE IP	Connectivity TRD Source
Top-Level Module: Virtex-6 FPGA Connectivity TRD	v6_pcie_dma_ddr3_gbe		1
PCI Express (x4)	pcie	✓ (Endpoint for PCIe core - CORE Generator output)	
Packet DMA	dma		Netlist deliverable only (from Northwest Logic)
Multiport Virtual FIFO	virtual_fifo		1
Memory Controller Block	mig	✓ (MIG - CORE Generator output)	
XAUI	xaui	✓ (XAUI core - CORE Generator output)	
Clocking, Reset, Register Interface	reset_control, registers		1
Software Device Driver	driver		1
Software Application/GUI	xpmon		1

Table 1: Design File Organization for the Virtex-6 FPGA Connectivity TRD

For functional details on these modules, refer to the "Functional Description" chapter in UG372, *Virtex-6 FPGA Targeted Reference Design User Guide*.

PCI Express

Figure 26 shows the design module for PCI Express. Figure 27 shows the design file structure.



Figure 26: Design Module for PCI Express



Figure 27: Design Files for PCI Express

Packet DMA

Figure 28 shows the design module for Packet DMA. Figure 29 shows the design file structure.



Figure 28: **Packet DMA Design Module**



Figure 29: Packet DMA Design Flles

Multiport Virtual FIFO and Memory Controller Block

Figure 30 shows the design module for the multiport virtual FIFO and memory controller block. Figure 31 shows the design file structure.







Figure 31: Multiport Virtual FIFO and Memory Controller Design Files

XAUI

Figure 32 shows the XAUI design module. Figure 33 shows the design file structure.



Figure 32: XAUI Design Module



Figure 33: XAUI Design Files

Software Device Driver and Software Application/GUI Files and Scripts

Figure 34 shows the design module for the software device driver and the software application/GUI files and scripts. Figure 35 shows the design file structure for the software device driver and the software application and GUI.









Simulating the Connectivity TRD

A complete simulation environment is provided with the Virtex-6 FPGA Connectivity TRD. For more details on the simulation environment and the associated simulation files, refer to the "Simulation" section in the "Getting Started" chapter in <u>UG372</u>, *Virtex-6 FPGA Targeted Reference Design User Guide*.

Reusing the DMA IP from Northwest Logic

The Packet DMA Controller included in the Virtex-6 FPGA Connectivity Kit is an evaluation version of the Northwest Logic PCIe Packet DMA IP Core. This 64-bit DMA IP core is optimized for the Virtex-6 FPGA architecture. The DMA design deliverables are:

- Simulation model
- Hardware evaluation netlist (time-limited to 12 hours)

Orders for the full production version of the Northwest Logic PCIe Packet DMA IP core can be placed at <u>http://www.nwlogic.com/packetdma</u>.

Modifications to the Connectivity TRD

The Virtex-6 FPGA Connectivity TRD is a framework for system designers to derive extensions or modify their designs. Additional possible design enhancements, modifications, and reconstructions with custom IPs and design blocks are described in the "Designing with the TRD Platform" chapter in <u>UG372</u>, *Virtex-6 FPGA Targeted Reference Design User Guide*.

Getting Started with the Virtex-6 FPGA IBERT Reference Design

This Virtex-6 FPGA Connectivity Kit comes with an Integrated Bit Error Ratio Test (IBERT) reference design available on the CompactFlash. The demonstration shows the capabilities of the Virtex-6 LXT device using the GTX transceivers running at 3.125 Gb/s line rates. The GTX transceivers can successfully operate at line rates from 750 Mb/s to 6.6 Gb/s.

The Virtex-6 FPGA IBERT reference design has these components:

- Virtex-6 FPGA GTX transceivers running at 3.125 Gb/s
- The IBERT v2.0 reference design available through the CORE Generator tool for IP delivery

The design also includes a pseudo-random bit sequence (PRBS) pattern generator and checker.

- Four GTX transceivers in the Virtex-6 LX240T FPGA are accessed through these channels in the IBERT reference design:
 - SMA (two channels)
 - SATA (two channels)

Note: The demonstration is for SMA and SATA external loopback scenarios only.

IBERT Hardware Demonstration Setup Instructions

This section describes how to set up the hardware for the IBERT reference design demonstration. The IBERT reference design is provided as an FPGA programming file on the CompactFlash.

- 1. This equipment is needed to run the demonstration:
 - Virtex-6 FPGA Connectivity Kit
 - PC system with USB port
 - Monitor, keyboard, and mouse
 - ISE Design Suite installed on the PC system

2. Board Setup I – Install the CompactFlash on the ML605 board: Use the CompactFlash provided in the kit (see Figure 36).



UG664_39_011610

Figure 36: Installing the Included CompactFlash on the ML605 Board

- 3. Board Setup II Configure the settings for DIP switches S1 and S2 to load the IBERT design from the CompactFlash (see Figure 37), where x = Don't care, 1 = ON, 0 = OFF):
 - a. Set S1 to 1110 (Position 4 is the most-significant bit, and Position 1 is the least-significant bit).
 - b. Set S2 to 0101XX (Position 6 is the most-significant bit, and Position 1 is the least-significant bit).



UG664_40_022210

Figure 37: Configuring the FPGA with the IBERT Design from CompactFlash

- 4. Board Setup III Connect a USB cable to the ML605 board as shown in Figure 38:
 - a. Connect the included USB Type-A to Mini-B cable to the USB JTAG connector on the ML605 board.
 - b. Connect the other end of this cable to the PC system.



UG664_41_011610

Figure 38: Connecting the USB Cable to the USB-JTAG Connector of the ML605 Board

- 5. Board Setup IV Use the SMA cables to loop back the transceiver channel pinned to the SMA on the FMC card:
 - a. Connect J4 to J10 (see Figure 39).



UG664_42_021810



b. Connect J6 to J8 (see Figure 40).



Figure 40: Configuring the SMA Transceiver Channel with External Loopback - II

c. Connect J3 to J9 (see Figure 41).



Figure 41: Configuring the SMA Transceiver Channel with External Loopback - III

d. Connect J5 to J7 (see Figure 42).

UG664_45_011610

Figure 42: Configuring the SMA Transceiver Channel with External Loopback - IV

e. Connect J11 to J12 with a SATA loopback cable included in the Virtex-6 FPGA Connectivity Kit (see Figure 43).



UG664_46_011610

Figure 43: Configuring the SMA Transceiver Channels and SATA Channels with **External Loopback - V**

- 6. Board Setup V Connect the power connector:
 - a. Using the included power supply, connect the power supply connector to the ML605 board as shown in Figure 44.
 - b. The power switch SW2 should be switched to the ON position.



UG664_47_011710

Figure 44: Powering Up the ML605 Board

- 7. Board Setup VI Load the FPGA with the IBERT design from the CompactFlash:
 - a. Press switch SW3 to configure from the CompactFlash.
 - b. Verify that the FPGA is loaded with the IBERT design. The DONE LED should be lit.



UG664_48_011610

Figure 45: FPGA Programmed with the IBERT Reference Design

- 8. The IBERT Reference Design files are provided on a USB flash drive delivered as a part of the kit. Copy the contents of the included USB flash drive:
 - a. Insert the USB flash drive into a USB connector of the PC system.
 - b. Wait for the operating system to mount the USB flash. When the flash is mounted, an icon pops up on the desktop.
 - c. Navigate to the USB flash drive and copy the ML605_FMC_XM104_Ibert_Reference_Design folder into a local directory.
 - d. Eject the USB flash drive.

- 9. Open the ChipScope Pro Analyzer window:
 - a. Click on Programs \rightarrow Xilinx ISE Design Suite \rightarrow ChipScope Pro \rightarrow Analyzer.
 - b. Click on **Open Cable Button** as shown in Figure 46.

ChipScope Pro Analyzer [new proje	t]	x
File View JTAG Chain Device Wi	ndow Help	
** 0		
New Project	1	
JTAG Chain		
	Index Name Device Name IR Length Device IDCODE USERCODE	
	0 MyDevice0 System_ACE_CF 8 0a001093	
	1 MyDevice1 XC6VLX240T 10 24250093	
		_
	Advanced >> 0%	
	OK Cancel Read USERCODEs	

UG664_49_021810

Figure 46: Launch the ChipScope Pro Analyzer Window

- 10. Open the ChipScope Pro Analyzer project (see Figure 47):
 - a. Click File \rightarrow Open Project.
 - b. Navigate to the ML605_FMC_XM104_Ibert_Reference_Design folder.
 - c. Select ml605_fmc_xm104_ibert.cpj.



UG664_50_011710



- 11. Load the ChipScope Pro Analyzer project:
 - a. Click **Yes** on the dialog box shown in Figure 48.

ChipScope Pro Analyzer (fmc_ml605_ibert) Elle View _ITAG Chain _Device Window Help	<u>_</u> _×
BERT Console - DEV:1 MyDevice1 (XC6VLX240T) UNIT:1_0 MyIBERT V6 GTX1_0 (IBERT V6 GTX)	<u>ه م</u> م
ChipScope Pro Analyzer - IBert V6GTX Project Settings X Project settings do not match current core! Do you want to set up the IBERT V6GTX core with settings from the current project? Yes	
Reading project file: C:\fmc_ml605_ibert\fmc_ml605_ibert.cpj	3664 51 011710

Figure 48: Load the ChipScope Tool Project and Communicate with the IBERT Reference Design

- 12. Load and reset the IBERT reference design through the GUI (see Figure 49).
 - $GTX0_{113} \rightarrow FMC$ Daughter Card connector: DP3 SATA2 Host Channel
 - GTX1_113 → FMC Daughter Card connector: DP2 SATA1 Host Channel
 - GTX2_113 → FMC Daughter Card connector: DP1 SMA Channel
 - GTX3_113 → FMC Daughter Card connector: DP0 SMA Channel

ChipScope Pro Analyzer [ml605_fmc_xm104_ibert]						
🛙 💽 📑 🔯 🕥 JTAG So	can Rate: 1s V S!					
BERT Console - DEV:1	IvDevice1 (XC6VI X240T) UNIT:1	MVIBERT V6 GTX1 0 (IBERT V6	GTXI	• ខេ		
MGT/BERT Settings	DRP Settings Port Settings	Sweep Test Settings				
	GTX_X0Y4	GTX_X0Y5	GTX_X0Y6	GTX_X0Y7		
MGT Settings						
- MGT Alias	GTX0_113	GTX1_113	GTX2_113	GTX3_113		
- Tile Location	GTX_X0Y4	GTX_X0Y5	GTX_X0Y6	GTX_X0Y7		
- MGT Link Status	3.125 Gbps	3.125 Gbps	3.125 Gbps	3.125 Gbps		
- MGT Edit Line Rate	3.125 Gbps	3.125 Gbps	3.125 Gbps	3.125 Gbps		
- TX PLL Status	LOCKED	LOCKED	LOCKED	LOCKED		
- RX PLL Status	LOCKED	LOCKED	LOCKED	LOCKED		
- Loopback Mode	None	None	None	None		
Reading project file: C:\ml	605_fmc_xm104_ibert\ml605_fmc	_xm104_ibert.cpj				

UG664_52_021810

Figure 49: Load and Reset the IBERT Reference Design

- 13. Verify the line rates for the GTX transceivers (see Figure 50):
 - a. The line rate is set to 3.125 Gb/s for all four GTX transceiver channels instantiated in the design.
 - b. The GTX0_113 and GTX1_113 transceiver channels have been looped on external loopback through a SATA cable. Select the loopback mode for these transceiver channels as **None** (no internal loopback). The GTX2_113 and GTX3_113 transceiver channels have been looped on external loopback through an SMA cable. Select the loopback mode for these transceiver channels as **None** (no internal loopback).

BERT Console - DEV:1	AvDevice1 (XC6VI X240T) UNIT-1		STXI	n ^č E
MGT/BERT Settings	DRP Settings Port Settings	Sweep Test Settings	sing	
	GTX_X0Y4	GTX_X0Y5	GTX_X0Y6	GTX_X0Y7
MGT Settings				
- MGT Alias	GTX0_113	GTX1_113	GTX2_113	GTX3_113
- Tile Location	GTX_X0Y4	GTX_X0Y5	GTX_X0Y6	GTX_X0Y7
- MGT Link Status	3.125 Gbps	3.125 Gbps	3.125 Gbps	3.125 Gbps
- MGT Edit Line Rate	3.125 Gbps	3.125 Gbps	3.125 Gbps	3.125 Gbps
- TX PLL Status	LOCKED	LOCKED	LOCKED	LOCKED
- RX PLL Status	LOCKED	LOCKED	LOCKED	LOCKED
- Loopback Mode	None	None	None	None

UG664_53_011710

Figure 50: Verify the GTX Transceiver Loopback Configuration and Link Status

- 14. Configure the GTX transmit parameter settings (see Figure 51):
 - a. Set the *TX Diff Output Swing* parameter to 590 mV (0110) for the SATA channels and 365 mV for the SMA channels.
 - b. Set the *TX Pre-Emphasis* parameter to 0 dB (000).

P BERT Console DEV/1	an Rate: 1s ▼ S!		GTV)	
MGT/BERT Settings	RP Settings Port Settings	Sweep Test Settings	51,0	
	GTX_X0Y4	GTX_X0Y5	GTX_X0Y6	GTX_X0Y7
- Channel Reset	Reset	Reset	Reset	Reset
- TX Polarity Invert				
- TX Error Inject	Inject	Inject	Inject	Inject
- TX Diff Output Swing	590 mV (0110) 💌	590 mV (0110) 💌	365 mV (0011) 💌	365 mV (0011) 🗸
- TX Pre-Emphasis	0.000 dB (0000)	0.000 dB (0000)	0.000 dB (0000)	0.000 dB (0000)
- TX Post-Emphasis	0.000 dB (00000)	0.000 dB (00000)	0.000 dB (00000)	0.000 dB (00000)
- RX Polarity Invert				
- RX AC Coupling En	×	~	×	





- 15. Configure the bit error ratio test (BERT) parameter settings (see Figure 52):
 - a. Set the TX/RX data patterns to PRBS 7-bit and 15-bit.
 - b. Click the BERT **Reset** buttons for each channel.

View JTAG Chain Dev	pScope Pro Analyzer [ml605_fmc_xm104_ibert]							
🕑 📑 💋 👏 JTAG So	an Rate: 1 s	5!						
IBERT Console - DEV:1 N	AvDevice1 (XC6VLX240T) U	JNIT:1	0 MyIBERT V6 GTX1 0 (IB	ERT V6	GTX)			ല്മ്
MGT/BERT Settings	RP Settings Port Setting	ngs	Sweep Test Settings					
	GTX_X0Y4		GTX_X0Y5		GTX_X0Y6		GTX_X0Y7	
• MGT Settings								
• BERT Settings								
- TX Data Pattern	PRBS 7-bit	-	PRBS 15-bit	-	PRBS 7-bit	-	PRBS 15-bit	-
- RX Data Pattern	PRBS 15-bit	-	PRBS 7-bit	-	PRBS 15-bit	-	PRBS 7-bit	
- RX Bit Error Ratio	2.312E-002		2.259E-002		2.042E-002		2.406E-002	
- RX Received Bit Co	1.315E011		1.301E011		1.277E011		1.255E011	
- RX Bit Error Count	3.041E009		2.938E009		2.607E009		3.020E009	
BERT Reset	Reset		Reset		Reset		Reset	

UG664_55_021810

Figure 52: Configuring the BERT Settings for the GTX Transceiver Channels

16. View the reported BERT (see Figure 53). The RX bit error count should be 0.

BERT Console - DEV:1	can Rate: 1 s V S!		GTX)	م ک
MGT/BERT Settings	DRP Settings Port Settings	Sweep Test Settings		
	GTX_X0Y4	GTX_X0Y5	GTX_X0Y6	GTX_X0Y7
MGT Settings				
P BERT Settings				
- TX Data Pattern	PRBS 7-bit 💌	PRBS 15-bit	PRBS 7-bit	PRBS 15-bit
- RX Data Pattern	PRBS 15-bit	PRBS 7-bit	PRBS 15-bit	PRBS 7-bit
- RX Bit Error Ratio	3.369E-012	3.391E-012	3.424E-012	3.517E-012
- RX Received Bit Co	2.968E011	2.949E011	2.921E011	2.843E011
- RX Bit Error Count	0.000E000	0.000E000	0.000E000	0.000E000
BERT Reset	Reset	Reset	Reset	Reset

Figure 53: Verify the Bit Error Ratio on All Four Transceiver Channels

Congratulations! The IBERT reference design for the Virtex-6 FPGA Connectivity Kit has been set up and the pre-built demo that uses the GTX transceivers running at 3.125 Gb/s has been tested.

For further details on other example reference designs available for the ML605 board, refer to <u>http://www.xilinx.com/ml605</u> and click on **ML605 Documentation**.

Reference Design Files

The design checklist in Table 2 includes simulation, implementation, and hardware details for the reference designs. After registration, reference design files are available for download at <u>ug664.zip</u>.

Table 2:Design Checklist

Parameter	Description		
General			
Developer Name	Xilinx		
Target devices (stepping level, ES, production, speed grades)	XC6VLX240T-1-FF1156		
Source code provided	Y (for custom logic only)		
Source code format	Verilog		
Design uses code or IP from an existing reference design or application note, third party, CORE Generator software	Uses code from a third party and LogiCORE IP from the CORE Generator software		
Simulation			
Functional simulation performed	Y		
Timing simulation performed	N		
Testbench used for functional and timing simulations	Y (for functional simulations)		
Testbench format	System Verilog (inhouse verification), Verilog (customer deliverable)		
Simulator software/version used	ModelSim Questa 6.5a (inhouse verification)/ ModelSim 6.4b (out-of-box simulation support)		
SPICE/IBIS simulations	N		
Implementation			
Synthesis software tools/version used	XST		
Implementation software tools/versions used	ISE 12.1 tool		
Static timing analysis performed	Y		
Hardware Verification			
Hardware verified	Ŷ		
Hardware platform used for verification	ML605 board and FMC X104 Connectivity daughter card		

Installation is Complete

The Xilinx design tools have been successfully installed, the CORE Generator tool flow for IP delivery is better understood, and the FPGA application is ready to be designed and implemented targeting the Virtex-6 LXT architecture.

For updated information on this Virtex-6 FPGA Connectivity Kit, go to <u>http://www.xilinx.com/v6connkit</u>. Check this page regularly for the latest in documentation, FAQs, reference design examples, product updates, and known issues.

Warranty

THIS LIMITED WARRANTY applies solely to standard hardware development boards and standard hardware programming cables manufactured by or on behalf of Xilinx ("Development Systems"). Subject to the limitations herein, Xilinx warrants that Development Systems, when delivered by Xilinx or its authorized distributor, for ninety (90) days following the delivery date, will be free from defects in material and workmanship and will substantially conform to Xilinx publicly available specifications for such products in effect at the time of delivery. This limited warranty excludes: (i) engineering samples or beta versions of Development Systems (which are provided "AS IS" without warranty); (ii) design defects or errors known as "errata"; (iii) Development Systems procured through unauthorized third parties; and (iv) Development Systems that have been subject to misuse, mishandling, accident, alteration, neglect, unauthorized repair or installation. Furthermore, this limited warranty shall not apply to the use of covered products in an application or environment that is not within Xilinx specifications or in the event of any act, error, neglect or default of Customer. For any breach by Xilinx of this limited warranty, the exclusive remedy of Customer and the sole liability of Xilinx shall be, at the option of Xilinx, to replace or repair the affected products, or to refund to Customer the price of the affected products. The availability of replacement products is subject to product discontinuation policies at Xilinx. Customer may not return product without first obtaining a customer return material authorization (RMA) number from Xilinx.

THE WARRANTIES SET FORTH HEREIN ARE EXCLUSIVE. XILINX DISCLAIMS ALL OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, AND ANY WARRANTY THAT MAY ARISE FROM COURSE OF DEALING, COURSE OF PERFORMANCE, OR USAGE OF TRADE. (2008.10)



Do not throw Xilinx products marked with the "crossed out wheelie bin" in the trash. Directive 2002/96/EC on waste electrical and electronic equipment (WEEE) requires the separate collection of WEEE. Your cooperation is essential in ensuring the proper management of WEEE and the protection of the environment and human health from potential effects arising from the presence of hazardous substances in WEEE. Return the marked products to Xilinx for proper disposal. Further information and instructions for free-of-charge return available at: <u>http://www.xilinx.com/ehs/weee.htm</u>.