



MIPS64

INTRODUCTION

Ernesto Sanchez
sanchez@cad.polito.it

CAD GROUP
www.cad.polito.it



Outline


- MIPS64: Introduction
- Assembler programs: How to Write
- WinMIPS64 an initial glance



MIPS64


- General purpose
 - RISC
 - Simple instruction set
 - High efficiency





ERS-7 Specifications (aibo)


CPU	64-bit RISC Processor
CPU clock speed	576 MHz
RAM	64 MB
Program media	Dedicated AIBO robot "Memory Stick™" media
Moveable parts	Head - 3 degrees of freedom Mouth - 1 degree of freedom Legs - 3 degrees of freedom x 4 Ears - 1 degree of freedom x 2 Tail - 2 degrees of freedom (Total 20 degrees of freedom)





MIPS64 – Programmer's Model

MIPS64



Data Types

- Byte (8 bits)
- Half Words (16 bits)
- Words (32 bits)
- Double Words (64 bits)
- 32-bit single precision floating-point
- 64-bit double precision floating-point

Addressing Modes

■ Immediate

- Uses 16 bit Field
- DADDIU R1, R2, #32

$$R1 \leftarrow R2 + 32$$

- DADDIU R1, R0, #32

$$R1 \leftarrow 32$$


Addressing Modes

■ Displacement

- LD R1, 30(R2)

$$R2 = XX$$

$$R1 \leftarrow \text{MEM}[R2 + 30]$$




Addressing Modes

- Displacement

- LD R1, 0(R2) → *Register Indirect*

R2 = YY

R1 ← MEM[R2]




Addressing Modes

- Displacement

- LD R1, 64(R0) → *Absolute Addressing*

R1 ← MEM[64]



Instruction Format


- A CPU instruction is a single 32-bit aligned word



- The CPU instruction formats are:
 - Immediate
 - Register
 - Jump

Instruction Format – Immediate

- I – type instruction




Field	Description
<i>opcode</i>	6-bit primary operation code
<i>Rs</i>	5-bit specifier for the source register
<i>Rt</i>	5-bit specifier for the target (source/destination) register
<i>Immediate</i>	16-bit signed <i>immediate</i> used for logical operands, arithmetic signed operands, load/store address byte offsets, and PC-relative branch signed instruction displacement



Instruction Format – Register

■ R – type instruction



Field	Description
<i>opcode</i>	6-bit primary operation code
<i>Rd</i>	5-bit specifier for the destination register
<i>Rs</i>	5-bit specifier for the source register
<i>Rt</i>	5-bit specifier for the target (source/destination) register
<i>Sa</i>	5-bit shift amount
<i>Function</i>	6-bit function field used to specify functions within the primary opcode SPECIAL



Instruction Format – Jump

■ J – type instruction



Field	Description
<i>opcode</i>	6-bit primary operation code
<i>Offset</i>	26-bit index shifted left two bits to supply the low-order 28 bits of the jump target address



INSTRUCTION SET

- Grouped by function
 - Load and Store
 - ALU operations
 - *Branches* and *Jumps*
 - Floating-point
 - Miscellaneous

Each instruction is 32 bits long



Load and Store

- MIPS processors use a load/store architecture
- Main memory is accessed only through load and store instructions



Load and Store – Examples

- **SW** Store Word

SW R1, 28(R8) ;MEM[R8 + 28] \leftarrow_{32} R1 *LSB*

- **SH** Store Half Word

SH R1, 28(R8) ;MEM[R8 + 28] \leftarrow_{16} R1 *LSB*

- **SB** Store Byte

SB R1, 28(R8) ;MEM[R8 + 28] \leftarrow_8 R1 *LSB*



Load and Store – Examples

- **S.S** Store FP Single

S.S F4, 28(R8) ;MEM[R8 + 28] \leftarrow_{32} F4_{63..32}

- **S.D** Store FP Double

S.D F4, 28(R8) ;MEM[R8 + 28] \leftarrow F4



ALU operations

- All operations are performed on operands held in processor registers
- Instruction types
 - Immediate and Three-Operand Instructions
 - Two-Operand Instructions
 - Shift Instructions
 - Multiply and Divide Instructions
- 2's complement arithmetic
 - Add
 - Subtract
 - Multiply
 - Divide



ALU – Examples

- **DADDU** Double Add Unsigned

```
DADDU R1,R2,R3            ;R1 ← R2 + R3
```

- **DADDUI** Double Add Unsigned Immediate

```
DADDUI R1,R2,#74        ;R1 ← R2 + 74
```

- **LUI** Load Upper Immediate

```
LUI R1,0x47            ;R1 ← 063..32 ## 0x47 ## 015..0
```

```
DADDUI R1,R1,0x13        ;R1 ← R1 + 0x13
```

```
                          ;R1 ← 0x4713
```




ALU – Examples

- DSLL Double Shift left logical

```
DSLL R1,R2,#3      ;R1 ← R2 <<3
```

- SLT Set on Less Than

```
SLT R1,R2,R3      ;IF (R2 < R3) R1 ← 1  
                  ;ELSE R1 ← 0
```



Branch and Jump

- PC-relative conditional branch
- Absolute (register) unconditional jump
- A set of procedure calls that record a return link address in a general register



Branch and Jump – Examples

- **J** unconditional Jump

J name ;PC \leftarrow name

- **JAL** Jump And Link

JAL name ;R31 \leftarrow PC+4; PC \leftarrow name

- **JALR** Jump And Link Register

JALR R4 ;R31 \leftarrow PC+4; PC \leftarrow R4



Branch and Jump – Examples

- **JR** Jump Register

JR R3 ;PC \leftarrow R3

- **BEQZ** Branch Equal Zero

BEQZ R4,name ;IF (R4 = 0) then PC \leftarrow name

- **BNE** Branch Not Equal

BNE R3,R4,name ;IF (R3 \neq R4) then PC \leftarrow name



Miscellaneous

- **MOVZ** Conditional Move if Zero

`MOVZ R1,R2,R3 ;IF (R3 = 0) then R1 ← R2`

- **NOP** No Operation

`NOP ;It means SLL R0, R0, 0`




Floating-Point

- The FPU instructions include almost the same instructions types:
 - Data Transfer Instructions
 - Arithmetic Instructions
 - Conditional Branch Instructions
 - Miscellaneous Instructions



ASSEMBLER PROGRAMS



Assembler program

■ Data Section

- Variables
- Constants

■ Code Section

- Program
- Routines
- Subroutines



Data Section

```
;***** MIPS64 FIRST PROGRAM*****
;-----
; Program begins at symbol main
; requires module INPUT
;-----

.data
Prompt: .ascii "An integer value >1:\0"

Vector: .word 1, 2, 3, 4, 5,
Result: .space 4
```

← Program Title

← Assembler Directives

← Constants

← Variables

Code Section

```

.text
.global main

main:   addi    r1,r0,Info    ;*** Read value from stdin
        Jal     Input        into R1

        movi2fp f10,r1       ;*** init values
        cvti2d  f0,f10       ;R1 -> D0  D0..Count
        addi    r2,r0,1      register
        movi2fp f11,r2       ;l -> D2 D2..result
        cvti2d  f2,f11       ;l-> D4  D4..Constant 1
        Movd    f4,f2

Loop:   led     f0,f4         ;*** Break loop if D0 = 1
        bfp    EndL         ;D0<=1 ?

        Multd   f2,f2,f0     ;*** Multiplication and
        subd    f0,f0,f4     next loop
        j       Loop

EndL:   sd      Print,f2     ;*** write result to tdout
        addi    r14,r0,Print
        trap    5           ;*** end

```

■ Assembler Directives

■ Labels

■ Opcode

■ Operators

■ Comments

An example

```

;-----FIRST PROGRAM-----
; Program: 10V_sum.s
; Sum of 10 integer values
;-----
        .data
values: .word 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 ;64-bit integers
result: .space 8

        .text
MAIN:   daddui  R1,R0,10 ;R1 ← 10
        dadd    R2,R0,R0 ;R2 ← 0   POINTER REG
        dadd    R3,R0,R0 ;R3 ← 0   RESULT REG

LOOP:   ld      R4,values(R2) ;GET A VALUE IN R4
        dadd    R3,R3,R4 ;R3 ← R3 + R4
        daddi   R2,R2,8 ;R2 ← R2 + 8   POINTER INCREMENT
        daddi   R1,R1,-1 ;R1 ← R1 - 1  DECREMENT COUNTER
        bnez    R1,LOOP
        nop
        sd      R3,result(R0) ; Result in R3

        HALT                ;the end

```



WinMIPS64 – ISS

- Software utilizzato: WinMIPS64
- <http://www.computing.dcu.ie/~mike/winmips64.html>
- V1.50


WinMIPS64 – first program

The screenshot displays the WinMIPS64 V1.50 Processor Simulator interface. The main window shows the execution of a first program. The 'Cycles' window displays the current cycle count (0). The 'Registers' window shows the state of the registers, with the Program Counter (PC) set to 00000000. The 'Statistics' window shows the execution statistics, including 0 Cycles, 0 Instructions, and 0 Stalls. The 'Code' window displays the assembly code for the first program, which is a simple loop that increments a register and branches back to itself. The 'Pipeline' window shows the state of the processor pipeline, with the Instruction Fetch (IF) stage highlighted. An 'About WinMIPS64' dialog box is also visible, providing information about the software and its author, Mike Scott.


WinMIPS64 – cont (2)



WinMIPS64 – cont (3)




WinMIPS64 – cont (4)




Ctrl+A

WinMIPS64 – cont (5)



Info – Lab

Lunedì – Giovedì
12:30 – 14:30



WinMIPS64 – info

■ Assembler Directives:

- .data - start of data segment
- .text - start of code segment
- .code - start of code segment (same as .text)
- .org <n> - start address
- .space <n> - leave n empty bytes
- .asciiz <s> - enters zero terminated ascii string
- .ascii <s> - enter ascii string
- .align <n> - align to n-byte boundary



WinMIPS64 – info 2

■ Assembler Directives:

- .word <n1>,<n2>.. - enter word(s) of data (64-bits)
- .byte <n1>,<n2>.. - enter bytes
- .word32 <n1>,<n2>.. - enter 32 bit number(s)
- .word16 <n1>,<n2>.. - enter 16 bit number(s)
- .double <n1>,<n2>.. - enter floating-point number(s)

where <n> denotes a number like 24, <s> denotes a string like "fred"

<n1>,<n2>.. denotes numbers separated by commas.



Load and store

- lb - load byte
- lbu - load byte unsigned
- sb - store byte
- lh - load 16-bit half-word
- lhu - load 16-bit half word unsigned
- sh - store 16-bit half-word
- lw - load 32-bit word
- lwu - load 32-bit word unsigned
- sw - store 32-bit word
- ld - load 64-bit double-word
- sd - store 64-bit double-word
- l.d - load 64-bit floating-point
- s.d - store 64-bit floating-point



ALU operations

- daddi - add immediate
- daddui - add immediate unsigned
- andi - logical and immediate
- ori - logical or immediate
- xori - exclusive or immediate
- lui - load upper half of register immediate



Branches and Jumps

- j - jump to address
- jr - jump to address in register
- jal - jump and link to address (call subroutine)
- jalr - jump and link to address in register (call subroutine)
- beq - branch if pair of registers are equal
- bne - branch if pair of registers are not equal
- beqz - branch if register is equal to zero
- bnez - branch if register is not equal to zero



Floating Point

- add.d - add floating-point
- sub.d - subtract floating-point
- mul.d - multiply floating-point
- div.d - divide floating-point
- mov.d - move floating-point



Miscellaneous

- movz - move if register equals zero
- movn - move if register not equal to zero
- nop - no operation



References

- MIPS64™ Architecture For Programmers: Introduction to the MIPS64™ Architecture. Vol I, II, III. MIPS Technologies, Inc.
- Computer Architecture: A quantitative approach. Hennessy, Patterson. 3rd Edition. 2003. Ed. Morgan Kaufmann
- [WinMIPS64](http://www.computing.dcu.ie/~mike/winmips64.html), Mike Scott 2003-2006.
<http://www.computing.dcu.ie/~mike/winmips64.html>