



MIPS64

INTRODUCTION

Ernesto Sanchez
sanchez@cad.polito.it

CAD GROUP
www.cad.polito.it



Outline


- MIPS64: Introduction
- Assembler programs: How to Write
- WinMIPS64 an initial glance

MIPS64

- General purpose
- RISC
- Simple instruction set
- High efficiency
- 32 64-bit
- 4-bit floating-point



ERS-7 Specifications (aibo)

CPU	64-bit RISC Processor
CPU clock speed	576 MHz
RAM	64 MB
Program media	Dedicated AIBO robot "Memory Stick™" media
Moveable parts	Head - 3 degrees of freedom
	Mouth - 1 degree of freedom
	Legs - 3 degrees of freedom x 4
	Ears - 1 degree of freedom x 2
	Tail - 2 degrees of freedom
	(Total 20 degrees of freedom)



MIPS64 – Programmer's Model

MIPS64



Data Types

- Byte (8 bits)
- Half Words (16 bits)
- Words (32 bits)
- Double Words (64 bits)
- 32-bit single precision floating-point
- 64-bit double precision floating-point

Addressing Modes

- Immediate

- Uses 16 bit Field
- DADDIU R1, R2, #32

$$R1 \leftarrow R2 + 32$$

- DADDIU R1, R0, #32

$$R1 \leftarrow 32$$


Addressing Modes

- Displacement

- LD R1, 30(R2)

$$R2 = XX$$

$$R1 \leftarrow \text{MEM}[R2 + 30]$$




Addressing Modes

- Displacement

- LD R1, 0(R2) → *Register Indirect*

R2 = YY

R1 ← MEM[R2]





Addressing Modes

- Displacement

- LD R1, 64(R0) → *Absolute Addressing*

R1 ← MEM[64]





Instruction Format

- A CPU instruction is a single 32-bit aligned word




- The CPU instruction formats are:
 - Immediate
 - Register
 - Jump



Instruction Format – Immediate

- I – type instruction




Field	Description
<i>opcode</i>	6-bit primary operation code
<i>Rs</i>	5-bit specifier for the source register
<i>Rt</i>	5-bit specifier for the target (source/destination) register
<i>Immediate</i>	16-bit signed <i>immediate</i> used for logical operands, arithmetic signed operands, load/store address byte offsets, and PC-relative branch signed instruction displacement



Instruction Format – Register

- R – type instruction



Field	Description
<i>opcode</i>	6-bit primary operation code
<i>Rd</i>	5-bit specifier for the destination register
<i>Rs</i>	5-bit specifier for the source register
<i>Rt</i>	5-bit specifier for the target (source/destination) register
<i>Sa</i>	5-bit shift amount
<i>Function</i>	6-bit function field used to specify functions within the primary opcode SPECIAL



Instruction Format – Jump

- J – type instruction



Field	Description
<i>opcode</i>	6-bit primary operation code
<i>Offset</i>	26-bit index shifted left two bits to supply the low-order 28 bits of the jump target address



INSTRUCTION SET


- Grouped by function
 - Load and Store
 - ALU operations
 - *Branches and Jumps*
 - Floating-point
 - Miscellaneous

Each instruction is 32 bits long



Load and Store

- MIPS processors use a load/store architecture
- Main memory is accessed only through load and store instructions



Load and Store – Examples

- **LD** Load Double word

```
LD R1, 28(R8) ;R1 ← MEM[R8 + 28]
```


- **LB** Load Byte

```
LB R1, 28(R8) ;R1 ← ([MEM[R8 + 28]]7)56 ## MEM[R8 + 28]
```

↑
sign extension

- **LBU** Load Byte Unsigned

```
LBU R1, 28(R8) ;R1 ← 056 ## MEM[R8 + 28]
```



Load and Store – Examples

- **L.S** Load FP Single


```
L.S F4, 46(R5) ;F4 ← MEM[R5 + 46] ## 032
```

- **L.D** Load FP Double

```
L.D F4, 46(R5) ;F4 ← MEM[R5 + 46]
```

- **SD** Store Double

```
SD R1, 28(R8) ;MEM[R8 + 28] ← R1
```



Load and Store – Examples

- **SW** Store Word

SW R1, 28(R8) ;MEM[R8 + 28] ←₃₂ R1 *LSB*

- **SH** Store Half Word

SH R1, 28(R8) ;MEM[R8 + 28] ←₁₆ R1 *LSB*

- **SB** Store Byte

SB R1, 28(R8) ;MEM[R8 + 28] ←₈ R1 *LSB*




Load and Store – Examples

- **S.S** Store FP Single

S.S F4, 28(R8) ;MEM[R8 + 28] ←₃₂ F4_{63..32}

- **S.D** Store FP Double

S.D F4, 28(R8) ;MEM[R8 + 28] ← F4



ALU operations

- All operations are performed on operands held in processor registers
- Instruction types
 - Immediate and Three-Operand Instructions
 - Two-Operand Instructions
 - Shift Instructions
 - Multiply and Divide Instructions
- 2's complement arithmetic
 - Add
 - Subtract
 - Multiply
 - Divide



ALU – Examples

- **DADDU** Double Add Unsigned

```
DADDU R1,R2,R3        ;R1 ← R2 + R3
```

- **DADDUI** Double Add Unsigned Immediate

```
DADDUI R1,R2,#74     ;R1 ← R2 + 74
```

- **LUI** Load Upper Immediate

```
LUI R1,0x47        ;R1 ← 063..32 ## 0x47 ## 015..0
```

```
DADDUI R1,R1,0x13    ;R1 ← R1 + 0x13
```

```
                      ;R1 ← 0x4713
```



ALU – Examples

- DSLL Double Shift left logical

```
DSLL R1,R2,#3 ;R1 ← R2 <<3
```


- SLT Set on Less Than

```
SLT R1,R2,R3 ;IF (R2 < R3) R1 ← 1  
;ELSE R1 ← 0
```



Branch and Jump

- PC-relative conditional branch
- Absolute (register) unconditional jump
- A set of procedure calls that record a return link address in a general register



Branch and Jump – Examples

- **J** unconditional Jump

J name ;PC ← name

- **JAL** Jump And Link

JAL name ;R31 ← PC+4; PC ← name

- **JALR** Jump And Link Register

JALR R4 ;R31 ← PC+4; PC ← R4



Branch and Jump – Examples

- **JR** Jump Register

JR R3 ;PC ← R3

- **BEQZ** Branch Equal Zero

BEQZ R4,name ;IF (R4 = 0) then PC ← name

- **BNE** Branch Not Equal

BNE R3,R4,name ;IF (R3 != R4) then PC ← name



Miscellaneous

- **MOVZ** Conditional Move if Zero

MOVZ R1,R2,R3 ;IF (R3 = 0) then R1 ← R2

- **NOP** No Operation


NOP ;It means SLL R0, R0, 0



Floating-Point

- The FPU instructions include almost the same instructions types:
 - Data Transfer Instructions
 - Arithmetic Instructions
 - Conditional Branch Instructions
 - Miscellaneous Instructions

ASSEMBLER PROGRAMS



Assembler program

- Data Section
 - Variables
 - Constants
- Code Section
 - Program
 - Routines
 - Subroutines

Data Section

```
;***** MIPS64 FIRST PROGRAM***** ← Program Title
;-----
; Program begins at symbol main
; requires module INPUT
;-----

.data ← Assembler Directives
Prompt: .ascii "An integer value >1:\0"

Vector: .word 1, 2, 3, 4, 5, ← Constants

Result: .space 4 ← Variables
```

Code Section

```

.text
.global main

main:   addi    r1,r0,Info    ;*** Read value from stdin
        Jal    Input      ;*** into R1

        movi2fp f10,r1     ;*** init values
        cvti2d  f0,f10    ;R1 -> D0  D0..Count
        addi    r2,r0,1   ;*** register
        movi2fp f11,r2     ;l -> D2 D2..result
        cvti2d  f2,f11    ;l-> D4  D4..Constant 1
        Movd   f4,f2      ;*** Break loop if D0 = 1
Loop:   led     f0,f4      ;D0<=1 ?
        bfpt   EndL
        Multd  f2,f2,f0   ;*** Multiplication and
        subd   f0,f0,f4   ;next loop
        j      Loop
        ;*** write result to tdout

EndL:   sd     Print,f2
        addi   r14,r0,Print
        trap   5         ;*** end
    
```

■ Assembler Directives

■ Labels

■ Opcode

■ Operators

■ Comments

An example

```

;-----FIRST PROGRAM-----
; Program: 10V_sum.s
; Sum of 10 integer values
;-----
        .data
values: .word 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 ;64-bit integers
result: .space 8

        .text
MAIN:   daddui R1,R0,10 ;R1 ← 10
        dadd   R2,R0,R0 ;R2 ← 0   POINTER REG
        dadd   R3,R0,R0 ;R3 ← 0   RESULT REG

LOOP:   ld     R4,values(R2) ;GET A VALUE IN R4
        dadd   R3,R3,R4 ;R3 ← R3 + R4
        daddi  R2,R2,8 ;R2 ← R2 + 8  POINTER INCREMENT
        daddi  R1,R1,-1 ;R1 ← R1 - 1  DECREMENT COUNTER
        bnez  R1,LOOP
        nop
        sd     R3,result(R0) ; Result in R3

        HALT           ;the end
    
```

WinMIPS64 – ISS

- Software utilizzato: WinMIPS64
- <http://www.computing.dcu.ie/~mike/winmips64.html>
- V1.50

WinMIPS64 – first program

The screenshot displays the WinMIPS64 MIPS64 Processor Simulator interface. The main window shows the execution of a program. The 'Cycles' window indicates 0 cycles and 0 instructions. The 'Registers' window shows the state of registers R0 through R20. The 'Statistics' window shows 0 stalls. The 'Pipeline' window shows a diagram of the MIPS64 pipeline stages: IF (Instruction Fetch), ID (Instruction Decode), EX (Execute), MEM (Memory Access), and WB (Write Back). The 'Data' window shows the memory contents, and the 'Code' window shows the assembly code being executed. An 'About WinMIPS64' dialog box is open, displaying the version (V1.50) and contact information for Mike Scott at DCU.

WinMIPS64 – cont (2)

The screenshot shows the WinMIPS64 Processor Simulator interface. The main window displays the state of the processor, including registers (R0-R31) and statistics. The registers are mostly zero, with R7 containing the value 7. The statistics panel shows 0 Cycles and 0 Instructions. The code window displays assembly code, including instructions like `sdshl R1,R0,10`, `dadd R2,R0,R2`, `ld R3,R0,R2`, `ld R4,R0,R2`, `loop: ld R4,value(R2)`, `dadd R3,R4,R3`, `dadd R2,R2,R2`, `daddi R1,R1,-1`, `li R1,1009`, `nop`, and `halt`.

Ctrl+O

WinMIPS64 – cont (3)

The screenshot shows the WinMIPS64 Processor Simulator interface with a pipeline diagram. The pipeline diagram shows the flow of instructions through the stages: IF (Instruction Fetch), ID (Instruction Decode), EX (Execute), MEM (Memory Access), and WB (Write Back). The code window displays the same assembly code as in the previous screenshot, with the instruction `dadd R2,R2,R2` highlighted in yellow.

F7

WinMIPS64 – cont (4)

WinMIPS64 - MIPS64 Processor Simulator - C:\winmips64\programs\first program.s

Set Architecture

Code Address Bus: 12
 Data Address Bus: 10
 FP Addition Latency: 4
 Multiplier Latency: 4
 Division Latency: 10

Warning: This will cause a reset!

Ctrl+A

WinMIPS64 – cont (5)

WinMIPS64 - MIPS64 Processor Simulator - C:\winmips64\programs\first program.s

Statistics

Execution
 69 Cycles
 56 Instructions
 1.569 Cycles Per Instruction (CPI)

Stalls
 20 RAW Stalls
 0 MAB Stalls
 0 Structural Stalls
 9 Branch Taken Stalls
 0 Branch Misprediction Stalls

Code size
 44 Bytes


Code

```

0000 6401000c MAIN: daddui R1,R0,10 ;R1 ← 10
0004 0000102c dadd R2,R0,R2
0008 0000102c dadd R3,R0,R3
000c 0c440000 LOOP: li R4,value(R2)
0010 0044102c daddi R2,R2,8 ;R2 ← R2 + 8
0014 60420008 daddi R1,R1,-1 ;R1 ← R1 - 1
0018 60100000 daddi R1,R1,-1 ;R1 ← R1 - 1
001c 10010000 li R3,value(R0)
0020 00000000 nop
0024 e0300030 rd R3,result(R0)
0028 00000000 HALT ;the end
    
```

Info – Lab


Lunedì – Giovedì
12:30 – 14:30



WinMIPS64 – info

■ Assembler Directives:

- .data - start of data segment
- .text - start of code segment
- .code - start of code segment (same as .text)
- .org <n> - start address
- .space <n> - leave n empty bytes
- .asciiz <s> - enters zero terminated ascii string
- .ascii <s> - enter ascii string
- .align <n> - align to n-byte boundary



WinMIPS64 – info 2

- Assembler Directives:

- .word <n1>,<n2>.. - enter word(s) of data (64-bits)
- .byte <n1>,<n2>.. - enter bytes
- .word32 <n1>,<n2>.. - enter 32 bit number(s)
- .word16 <n1>,<n2>.. - enter 16 bit number(s)
- .double <n1>,<n2>.. - enter floating-point number(s)


where <n> denotes a number like 24, <s> denotes a string like "fred"

<n1>,<n2>.. denotes numbers separated by commas.



Load and store

- lb - load byte
- lbu - load byte unsigned
- sb - store byte
- lh - load 16-bit half-word
- lhu - load 16-bit half word unsigned
- sh - store 16-bit half-word
- lw - load 32-bit word
- lwu - load 32-bit word unsigned
- sw - store 32-bit word
- ld - load 64-bit double-word
- sd - store 64-bit double-word
- l.d - load 64-bit floating-point
- s.d - store 64-bit floating-point




ALU operations

- daddi - add immediate
- daddui - add immediate unsigned
- andi - logical and immediate
- ori - logical or immediate
- xori - exclusive or immediate
- lui - load upper half of register
immediate



Branches and Jumps

- j - jump to address
- jr - jump to address in register
- jal - jump and link to address (call subroutine)
- jalr - jump and link to address in register (call subroutine)
- beq - branch if pair of registers are equal
- bne - branch if pair of registers are not equal
- beqz - branch if register is equal to zero
- bnez - branch if register is not equal to zero



Floating Point

- add.d - add floating-point
- sub.d - subtract floating-point
- mul.d - multiply floating-point
- div.d - divide floating-point
- mov.d - move floating-point



Miscellaneous

- movz - move if register equals zero
- movn - move if register not equal to zero
- nop - no operation



References

- MIPS64™ Architecture For Programmers: Introduction to the MIPS64™ Architecture. Vol I, II, III. MIPS Technologies, Inc.
- Computer Architecture: A quantitative approach. Hennessy, Patterson. 3rd Edition. 2003. Ed. Morgan Kaufmann
- [WinMIPS64](http://www.computing.dcu.ie/~mike/wimips64.html), Mike Scott 2003-2006.
<http://www.computing.dcu.ie/~mike/wimips64.html>